Semiconductor Crack Sensor Layout for Dicing-Induced Chip Fractures

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

During the dicing process of semiconductor wafers, cracks can occur in semiconductor chips due to stress variations, leading to malfunction or failure, and there is a need for effective crack detection methods.

Innovation Solution

A semiconductor device with a crack sensor system that includes conductive patterns and resistors connected in parallel, disposed on the substrate, which detects cracks by measuring resistance changes as they propagate, allowing for early identification of crack occurrence and propagation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If dicing is performed to separate semiconductor chips from the wafer, then productivity is improved by obtaining individual chips, but cracks may occur in the chips due to stress variations during the process

Engineering Contradiction:
Improvechip separation efficiencyVSAvoidchip integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

A crack sensor is constructed in advance within the semiconductor chip structure, comprising a conductive pattern arranged in a specific geometry (such as a meander or spiral pattern) that is formed during the chip fabrication process. This sensor is prepared beforehand to detect cracks that may occur during subsequent dicing and handling operations, allowing for real-time monitoring of chip integrity throughout the manufacturing and packaging process.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If a crack sensor is introduced to detect cracks in the semiconductor chip, then reliability is improved by enabling crack detection, but device complexity increases due to the additional sensor structure

Engineering Contradiction:
Improvecrack detection capabilityVSAvoidsensor structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The conductive pattern serving as the crack sensor is designed to perform multiple functions: it acts as both an electrical conductor for signal transmission and a mechanical stress indicator through its resistance changes. The same conductive structure that is part of the chip's electrical interconnection system also serves as the sensing element, eliminating the need for completely separate sensor components and reducing overall device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The crack detection mechanism relies on monitoring changes in electrical resistance of the conductive pattern. When a crack occurs in the semiconductor substrate, it causes mechanical deformation and stress concentration that alters the resistance value of the conductive pattern. By measuring these resistance parameter changes, the system can detect crack occurrence and propagation without requiring complex sensor structures.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The crack sensor effectively detects and monitors crack propagation, enabling timely intervention to prevent chip failure by measuring resistance changes across the resistors, providing a means to determine the extent and location of cracks.

Implementation Method 1

a plurality of resistors substantially penetrating the target layer, the plurality of resistors connected in parallel to each other through the first conductive pattern and the second conductive pattern

Methodology Applied
Scientific EffectElectrical Resistance: Electrical Resistance

Data Source

PatentUS11860116B2Semiconductor devices including crack sensor
Publication Date: 2024.01.02 SK HYNIX INC
  • US11860116B2 patent drawing
  • US11860116B2 patent drawing
  • US11860116B2 patent drawing

AI summary

A semiconductor device includes a target layer disposed on a substrate, and a crack sensor for detecting a crack generated in the target layer. The crack sensor includes a first conductive pattern positioned at a bottom surface of the target layer, a second conductive pattern positioned on a top surface of the target layer, the top surface being opposite to the bottom surface of the target layer, a plurality of resistors, and nodes. The plurality of resistors are connected in parallel to each other through the first conductive pattern and the second conductive pattern. Each of the plurality of resistors is disposed to substantially penetrate the target layer.