Semiconductor Data Path Skew Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor devices experience data skew due to varying line loading conditions caused by different distances between banks and the I/O circuit, leading to inefficiencies and increased circuit area with existing solutions.
Innovation Solution
A semiconductor device with a path provider that selects either a direct or indirect path for data transmission between the I/O circuit and internal banks based on path control signals, ensuring consistent line loading and minimizing circuit area by using a path control signal generator to manage path selection units.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple delay circuits are used to reduce skew, then data skew is reduced, but circuit area increases
Solution Approach 1:
The data path is segmented into multiple routes (first route through first internal circuit, second route through second internal circuit) allowing selective activation. Instead of providing delay circuits to all banks simultaneously, the patent activates specific routes based on which internal circuit is currently being accessed, thereby reducing the overall circuit area while maintaining skew correction capability.
Solution Approach 2:
The patent implements dynamic route selection through route selection units that change the active data path based on real-time operational needs. The route selection is controlled by route selection control signals that determine whether to use the first or second route, allowing the system to adaptively optimize the data path rather than using static delay circuits for all scenarios.
2Reliability
If multiple data paths are used to equalize signal delay times, then data skew is corrected, but circuit area increases
Solution Approach 1:
The first and second internal circuits serve multiple functions: they act as both data transmission paths and delay adjustment mechanisms. The same internal circuits are used for different banks at different times, eliminating the need for dedicated delay circuits for each bank. This multi-functional approach reduces circuit area while maintaining the capability to equalize signal delay times across different data paths.
Solution Approach 2:
The patent employs dynamic route selection where the active data path changes based on which internal circuit is being accessed. The route selection units dynamically switch between the first and second routes using control signals, allowing the system to equalize delay times for different banks by selecting appropriate routes rather than maintaining all paths simultaneously, thus reducing circuit area.
Data Source
AI summary
A semiconductor device includes: an I/O circuit configured to input/output a data signal; a plurality of internal circuits configured to transmit and receive the data signal to/from the I/O circuit; and a path provider configured to select one of a direct path to a target internal circuit or an indirect path to the target internal circuit that is longer than the direct path in response to one or more path control signals and use the selected path when the data signal is transmitted between the I/O circuit and the plurality of internal circuits.