Semiconductor Data Processing Circuit Dynamic Timing Adjustment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As the operating speed of semiconductor devices increases, the frequency of the clock signal also increases, leading to a shortened valid section of signals, necessitating technology that can accurately read signals.

Innovation Solution

A semiconductor device and system that include command processing, data strobe signal processing, and data processing circuits to convert parallel digital data into analog data and vice versa, using data strobe signals and enable signals in response to clock and command signals, enabling accurate signal transmission and reception.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the frequency of the clock is increased to enhance operating speed, then the operating speed is improved, but the valid section of signals is shortened

Engineering Contradiction:
Improveoperating speedVSAvoidvalid section of signals
Core Design Contradiction:
SpeedVSDuration of action of moving object

Solution Approach 1:

The patent implements dynamic timing adjustment by making the latching timing of the signal adaptable to different clock frequencies. The system dynamically adjusts when to latch the signal based on the actual clock frequency being used, allowing it to operate correctly across a wide range of frequencies from 100 MHz to 1 GHz while maintaining accurate signal reading despite varying valid sections.

Inventive Principle:
Principle #15Dynamics

2Speed

If the frequency of the clock is increased to enhance operating speed, then the operating speed is improved, but the accuracy of reading signals is deteriorated

Engineering Contradiction:
Improveoperating speedVSAvoidaccuracy of reading signals
Core Design Contradiction:
SpeedVSMeasurement precision

Solution Approach 1:

The patent incorporates feedback mechanisms where the system monitors the clock frequency and adjusts its signal latching timing accordingly. This feedback loop ensures that even at higher clock frequencies where the valid section is shortened, the system can still accurately read signals by adapting its timing based on the actual operating conditions.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The latching timing is made dynamic rather than fixed, allowing the system to adapt to different clock frequencies. This dynamic adjustment maintains measurement precision across the full operating range by optimizing the latching moment for each specific frequency condition.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS10360957B2Semiconductor device and semiconductor system
Publication Date: 2019.07.23 MIMIRIP LLC
  • US10360957B2 patent drawing

AI summary

Disclosed are a semiconductor device and a semiconductor system. The semiconductor device includes a command processing circuit for generating a write enable signal and a read enable signal in response to a command, a data strobe signal processing circuit for generating a data strobe signal in response to a clock and the read enable signal or for receiving the data strobe signal in response to the write enable signal and outputting a write data strobe signal, and a data processing circuit for converting analog data into digital data in response to the write data strobe signal and the write enable signal and converting the digital data into the analog data in response to the read enable signal.