Semiconductor Drift Detection Circuit for Memory Timing Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In memory systems, prolonged drift compensation operations reduce data transfer efficiency due to the need for timing adjustments in response to temperature and voltage changes.

Innovation Solution

A semiconductor device with a drift detection circuit and a delay amount adjustment circuit that calculates and applies a drift compensation amount to signals without significantly impacting data transfer efficiency, using a timing adjustment circuit that includes a master delay locked loop and variable delay circuits to adjust signal delays based on detected drift.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If drift compensation operation is performed to correct timing delay, then timing accuracy is improved, but data transfer efficiency deteriorates due to prolonged operation time

Engineering Contradiction:
Improvetiming accuracyVSAvoiddata transfer efficiency
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The drift compensation amount is calculated in advance during idle periods or between data transfer operations. The drift detection circuit continuously monitors temperature and voltage changes, and the delay amount adjustment circuit pre-computes compensation values using stored historical delay data, so that when data transfer needs to resume, the compensation is already ready and can be applied immediately without interrupting the transfer process.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system stores historical delay amount data and creates a copy of the drift compensation calculation process. Instead of performing full drift compensation calculations during data transfer, the system uses pre-stored compensation patterns and calculated drift amounts from similar previous conditions, allowing rapid application of compensation without repeating lengthy measurement and calculation cycles.

Inventive Principle:
Principle #26Copying

2Measurement precision

If drift detection and calculation is performed continuously, then timing adjustment accuracy is improved, but processing time increases

Engineering Contradiction:
Improvedrift detection accuracyVSAvoidprocessing time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The system performs preliminary drift detection by continuously monitoring temperature and voltage parameters and storing this data. The drift compensation amount is calculated in advance during idle periods using this pre-collected data, so that when timing adjustment is needed, the calculation is already complete and can be applied immediately without interrupting data transfer operations.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The drift detection circuit selectively monitors only the critical parameters (temperature and voltage) that affect delay, rather than performing comprehensive system analysis. The drift compensation amount is calculated using a simplified formula that focuses on the most significant factors, providing sufficient accuracy for timing adjustment while minimizing processing time and computational resources.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS12040044B2Semiconductor device and memory system
Publication Date: 2024.07.16 KIOXIA CORP
  • US12040044B2 patent drawing
  • US12040044B2 patent drawing
  • US12040044B2 patent drawing

AI summary

A semiconductor device includes: a drift detection circuit that retrieves a previously-determined first delay amount of a reference signal passing through a circuit element at a first timing, determines a second delay amount of the reference signal passing through the circuit element at a second timing, and outputs a drift amount that is a difference between the first and second delay amounts; and a delay amount adjustment circuit that retrieves a previously-determined third delay amount of a first signal transmitted to an external device at the first timing, determines a fourth delay amount based on the third delay amount and the drift amount as a delay amount to be applied to the first signal in a period after the second timing, and transmits the first signal to which the fourth delay amount has been applied, to the external device.