Semiconductor Pattern Density via Dual Mask Etching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In the manufacture of highly-integrated semiconductor devices, existing techniques face challenges in simultaneously forming various patterns with fine and wide-width line patterns efficiently, requiring multiple photolithographic processes and lacking a method to effectively manage pattern density and width variations.

Innovation Solution

A semiconductor device and method involving a dual mask layer process, where a mask pattern with alternating fine and wide-width line patterns is formed on a substrate, allowing for simultaneous etching of both fine and wide-width patterns using spacers, thereby reducing the need for multiple photolithographic steps and enhancing pattern density.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If multiple photolithographic processes are used to form fine patterns, then manufacturing precision is improved, but device complexity and process time increase

Engineering Contradiction:
Improvepattern formation precisionVSAvoidprocess complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent merges multiple photolithographic processes into a single process by forming both fine patterns (first line patterns) and wide patterns (second line patterns) simultaneously using one mask layer. This is achieved by designing the mask pattern to include both fine and wide line patterns that are etched together in one step, eliminating the need for separate photolithographic steps for each pattern type.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The mask layer serves multiple functions: it defines both fine patterns and wide patterns, acts as an etch mask for both pattern types, and enables simultaneous formation of multiple pattern widths. This multi-functional approach replaces the traditional need for separate masks and processes for fine and wide patterns.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Manufacturing precision

If multiple photolithographic processes are used to form various patterns, then manufacturing precision is improved, but productivity decreases

Engineering Contradiction:
Improvepattern formation precisionVSAvoidpattern formation efficiency
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent combines multiple photolithographic processes into a single process by forming both fine patterns (first line patterns) and wide patterns (second line patterns) simultaneously using one mask layer. This is achieved by designing the mask pattern to include both fine and wide line patterns that are etched together in one step, eliminating the need for separate photolithographic steps for each pattern type.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The mask layer is designed in advance to include both fine and wide line patterns that will be formed simultaneously. The preliminary design of the mask pattern ensures that both pattern types can be created in one etching step, avoiding the need for multiple sequential processes and improving overall productivity.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If a single mask pattern is used to form both fine and wide patterns, then productivity is improved, but manufacturing precision may worsen

Engineering Contradiction:
Improvepattern formation efficiencyVSAvoidpattern formation precision
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The mask layer is designed with different local characteristics: fine line patterns for high-precision regions and wide line patterns for broader features. Each region of the mask layer is optimized for its specific function, allowing simultaneous formation of different pattern types with appropriate precision for each application.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The mask layer includes both fine and wide line patterns, where the fine patterns provide the necessary precision for critical dimensions while the wide patterns provide sufficient coverage for broader features. This partial differentiation allows one mask to serve multiple precision requirements effectively.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS8368182B2Semiconductor devices including patterns
Publication Date: 2013.02.05 SAMSUNG ELECTRONICS CO LTD
  • US8368182B2 patent drawing
  • US8368182B2 patent drawing
  • US8368182B2 patent drawing

AI summary

Provided are a method of forming patterns for a semiconductor device in which a pattern density is doubled by performing double patterning in a part of a device region while patterns having different widths are being simultaneously formed, and a semiconductor device having a structure to which the method is easily applicable. The semiconductor device includes a plurality of line patterns extending parallel to each other in a first direction. A plurality of first line patterns are alternately selected in a second direction from among the plurality of line patterns and each have a first end existing near the first side. A plurality of second line patterns are alternately selected in the second direction from among the plurality of line patterns and each having a second end existing near the first side. The first line patterns alternate with the second line patterns and the first end of each first line pattern is farther from the first side than the second end of each second line pattern.