Semiconductor Dummy Features for Memory Cell Isolation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor structures face challenges in maximizing memory elements per unit area, leading to increased costs and inefficiencies in memory circuit design due to issues with isolation and patterning processes.

Innovation Solution

The method involves forming a semiconductor structure with isolation structures, memory cells, and dummy features on a substrate, where dummy features surround memory cells to confine flowable materials and prevent over-etching, allowing for uniform gate electrode layers and efficient memory cell formation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If isolation structures are used to separate memory cells, then manufacturing precision is improved, but device complexity increases

Engineering Contradiction:
Improveisolation precisionVSAvoidstructure complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The dummy feature is merged with the isolation structure, creating a unified structure that performs both isolation and pattern definition functions. This reduces the number of separate components needed while maintaining precise isolation between memory cells.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The dummy feature serves multiple functions: it acts as an isolation structure, defines the pattern boundary, and provides a surface for flowable material deposition. This multi-functionality reduces overall device complexity while maintaining manufacturing precision.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Manufacturing precision

If dummy features are added to confine flowable materials, then manufacturing precision is improved, but device complexity increases

Engineering Contradiction:
Improvepatterning precisionVSAvoidfeature complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The dummy feature is combined with the isolation structure rather than being a separate addition, so the same structural element serves dual purposes of confinement and isolation without increasing overall feature count.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The dummy feature is formed during the isolation structure creation process itself, before the flowable material deposition step. This preliminary action establishes the confinement boundaries in advance, ensuring precise patterning without requiring additional complex steps.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If memory cell density is increased, then productivity is improved, but manufacturing precision deteriorates

Engineering Contradiction:
Improvememory cell densityVSAvoidisolation precision
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The dummy feature provides localized pattern definition and material confinement precisely where needed at each memory cell boundary, enabling high density while maintaining isolation precision through localized quality control rather than relying on global process uniformity.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The dummy feature acts as an intermediary structure between adjacent memory cells, providing a physical barrier and pattern definition that enables higher density packing while maintaining precise isolation through this mediating element.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS11121141B2Semiconductor structure and method for forming the same
Publication Date: 2021.09.14 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11121141B2 patent drawing
  • US11121141B2 patent drawing
  • US11121141B2 patent drawing

AI summary

A semiconductor structure includes a semiconductor substrate, at least one raised dummy feature, at least one memory cell, and at least one word line. The raised dummy feature is present on the semiconductor substrate and defines a cell region on the semiconductor substrate. The memory cell is present on the cell region. The word line is present adjacent to the memory cell.