Semiconductor Apparatus Dynamic Delay Control for DDR Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The DDR memory interface faces challenges in maintaining consistent data signal timing due to variations in flight time caused by environmental and positional factors, especially when multiple DIMMs are accessed sequentially, leading to difficulties in suppressing these variations at high speeds.
Innovation Solution
A semiconductor apparatus with a phase detecting unit that continuously monitors the delay between external and internal clock signals, generating a control signal to delay data signals by a specific amount, ensuring the data signal is synchronized with the internal clock within a valid time period, thereby maintaining consistent operation timing across successive read or write operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If the flight time variation is suppressed by using fine delay and coarse delay circuits, then the data signal timing consistency is improved, but the switching speed between multiple DIMM slots deteriorates
Solution Approach 1:
The patent applies dynamics by making the delay amount adjustable and adaptable to different operating conditions. The delay control unit dynamically changes the delay amount based on detected phase differences, allowing the system to adapt to variations in flight time when accessing different DIMM slots, thereby maintaining timing consistency without sacrificing switching speed
Solution Approach 2:
The patent implements feedback through the phase detecting unit that continuously monitors the phase difference between internal and external clock signals. This feedback mechanism allows the system to detect timing variations and automatically adjust the delay amount through the delay control unit, ensuring timing consistency while maintaining high switching speed between DIMM slots
2Manufacturing precision
If the valid time period of the control signal is extended to cover the entire read time, then the data signal timing consistency is improved, but the overall operation time increases
Solution Approach 1:
The patent uses dynamics by making the control signal's valid time period variable rather than fixed. The generating unit dynamically adjusts the valid time period based on the actual read time requirements, extending it only when necessary to maintain timing consistency and then reducing it to minimize operation time, achieving an optimal balance between the two competing requirements
Solution Approach 2:
The patent applies parameter changes by modifying the valid time period parameter of the control signal based on detected phase differences and read time requirements. The system changes this parameter dynamically to match the actual operational needs, ensuring timing consistency is maintained only during the necessary period while reducing overall operation time
Data Source
AI summary
A semiconductor apparatus includes a phase detecting unit that continuously detects a first delay amount during a read operation, based on a phase difference between an external clock signal and an internal clock signal; a generating unit that generates a second control signal by delaying a first control signal by a second delay amount that when added to the first delay amount, the sum is a specific time period, a valid time period of the first control signal starts when the read operation starts and is at least to equal a read time for one data signal and less than the specific time period that is from the start of the read operation until output of a received data signal; and a delay control unit that delays the data signal by the first delay amount detected at a start of a valid time period of the generated second control signal.