Semiconductor Driver Circuit With Gate Control for Low Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor display devices with driver circuits composed of transistors of the same conductivity type face issues with increased power consumption and decreased potential amplitude due to transistors being normally on, leading to wasted current and inefficient operation.
Innovation Solution
A semiconductor device configuration that includes a first transistor for controlling power supply potential and a second transistor for controlling clock signal potential, with a circuit for controlling electrical connections between the transistors and power supply wirings, allowing individual control of gate voltage to turn off the transistors when necessary, thereby reducing power consumption and maintaining potential amplitude.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If transistors of the same conductivity type are used in driver circuits, then manufacturing cost is lowered, but threshold voltages shift in the negative direction causing transistors to be normally on and increasing power consumption
Solution Approach 1:
The patent introduces a control circuit that dynamically adjusts the gate voltage of the transistor based on the potential difference between source and drain. By changing the gate voltage parameter in response to operating conditions, the circuit prevents the transistor from being normally on while maintaining the simplicity of same-conductivity-type transistor construction.
Solution Approach 2:
The control circuit monitors the potential difference between source and drain and uses this feedback to adjust the gate voltage accordingly. This feedback mechanism ensures that the transistor operates in the desired state without requiring complex transistor designs, thus resolving the contradiction between manufacturing simplicity and energy efficiency.
2Power
If transistors are made larger to increase current supply capability for bus lines, then output potential amplitude is improved, but wasted current increases and power consumption increases
Solution Approach 1:
The control circuit dynamically adjusts the gate voltage based on the actual operating conditions and potential difference. This allows the transistor to maintain high current supply capability when needed while minimizing leakage current when not needed, effectively decoupling the trade-off between power delivery and energy loss.
Solution Approach 2:
The patent transforms the static transistor operation into dynamic operation by introducing a control circuit that adjusts gate voltage in real-time based on operating conditions. This dynamic control allows the transistor to adapt its characteristics, providing high current capability when required while minimizing wasted current during normal operation.
3Device complexity
If gate voltage is not individually controlled, then circuit complexity is reduced, but transistors cannot be turned off properly causing increased power consumption
Solution Approach 1:
The control circuit uses feedback from the potential difference between source and drain to automatically adjust gate voltage. This feedback mechanism enables proper transistor switching without requiring complex external control circuits, thus resolving the contradiction between circuit complexity and energy efficiency.
Solution Approach 2:
The control circuit is designed to automatically adjust gate voltage based on the operating conditions without requiring external intervention. This self-service capability allows the transistor to be properly controlled and turned off when needed, reducing power consumption while adding minimal complexity to the overall circuit.
Data Source
AI summary
A semiconductor device includes first and second transistors having the same conductivity type and a circuit. One of a source and a drain of the first transistor is electrically connected to that of the second transistor. First and third potentials are supplied to the circuit through respective wirings. A second potential and a first clock signal are supplied to the others of the sources and the drains of the first and second transistors, respectively. A second clock signal is supplied to the circuit. The third potential is higher than the second potential which is higher than the first potential. A fourth potential is equal to or higher than the third potential. The first clock signal alternates the second and fourth potentials and the second clock signal alternates the first and third potentials. The circuit controls electrical connections between gates of the first and second transistors and the wirings.