Semiconductor Bonding Interface with Agglomerates for Oxide-Free Conduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing methods for bonding semiconductor layers to carrier substrates face challenges such as the formation of amorphous layers that hinder vertical electrical conduction and require managing native oxide layers, leading to poor interface quality and mechanical strength.

Innovation Solution

A method involving the deposition of a thin film of a semiconductor material different from the layer and substrate, followed by annealing to form regions of direct contact and agglomerates, which trap oxygen and ensure mechanical and electrical continuity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If direct bonding is performed between working layer and carrier substrate, then mechanical strength and electrical conduction are improved, but native oxide layers prevent direct contact and reduce bond quality

Engineering Contradiction:
Improveinterface bond qualityVSAvoidnative oxide layer interference
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

A thin film (less than 50 nm) of semiconductor material different from the working layer and carrier substrate is deposited on the free face of the working layer and/or carrier substrate before bonding. This preliminary deposition creates a controlled interface structure that facilitates direct bonding while managing oxide layer effects.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The deposited thin film acts as an intermediary layer between the working layer and carrier substrate. This intermediate film material serves as a mediator that enables direct bonding by providing a suitable interface for molecular adhesion while managing the presence of native oxide layers.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Strength

If argon bombardment is used to activate surfaces for direct bonding, then bonding energy is improved, but amorphous layer formation adversely affects vertical electrical conduction

Engineering Contradiction:
Improvebonding energyVSAvoidvertical electrical conduction
Core Design Contradiction:
StrengthVSReliability

Solution Approach 1:

The harmful amorphous layer effect is extracted and isolated by confining it within the deposited thin film. The amorphous layer forms inside the deposited film rather than at the critical bonding interface, separating the bonding enhancement function from the electrical conduction path.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

Different regions of the interface structure are given different properties: the deposited film region accommodates amorphous layer formation for bonding enhancement, while the regions of direct contact between working layer and carrier substrate maintain crystalline quality for electrical conduction.

Inventive Principle:
Principle #3Local quality

3Reliability

If heavy doping is applied to overcome amorphous layer effects, then electrical conduction is improved, but manufacturing complexity increases

Engineering Contradiction:
Improveelectrical conductionVSAvoiddoping process complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A thin, disposable film of less than 50 nm is used as a sacrificial or functional layer that manages the amorphous layer issue without requiring heavy doping. This thin film approach is simpler and more controllable than heavy doping processes.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

4Reliability

If thin film deposition is performed to enable direct bonding, then interface quality is improved, but manufacturing precision requirements increase

Engineering Contradiction:
Improveinterface bond qualityVSAvoidfilm thickness control
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The film thickness parameter is optimized to be less than 50 nm, which is thin enough to enable direct bonding and manage oxide effects, but thick enough to accommodate amorphous layer formation and maintain electrical conduction. This parameter optimization balances interface quality with manufacturing feasibility.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The method achieves high-quality vertical electrical conduction and mechanical strength by forming regions of direct contact free of native oxides, with agglomerates trapping oxygen, ensuring effective electrical and mechanical integrity.

Implementation Method 1

annealing the intermediate structure at a temperature higher than or equal to a critical temperature, so as to bring about segmentation of the encapsulated film

Methodology Applied
Scientific EffectAnnealing: Annealing

Implementation Method 2

depositing a film composed of a semiconductor material different from that or those of the working layer and of the carrier substrate

Methodology Applied
Scientific EffectPhysical Vapour Deposition: Physical Vapour Deposition

Data Source

PatentUS12598923B2Method for producing a semiconductor structure comprising an interface region including agglomerates
Publication Date: 2026.04.07 SOITEC SA
  • US12598923B2 patent drawing
  • US12598923B2 patent drawing
  • US12598923B2 patent drawing

AI summary

A method for producing a semiconductor structure comprises: a) providing a working layer of a semiconductor material; b) providing a carrier substrate of a semiconductor material; c) depositing a thin film of a semiconductor material different from that or those of the working layer and the carrier substrate on a free face to be joined of the working layer and/or the carrier substrate; d) directly joining the free faces of the working layer and the carrier substrate, e) annealing the joined structure at an elevated temperature to bring about segmentation of the encapsulated thin film and form a semiconductor structure comprising an interface region between the working layer and the carrier substrate, the interface region comprising: —regions of direct contact between the working layer and the carrier substrate; and —agglomerates comprising the semiconductor material of the thin film adjacent the regions of direct contact.