Semiconductor Interface Circuit Power Management via Dual Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing semiconductor devices face challenges in reducing power consumption due to the need for frequent initialization of setting information when the power supply voltage is stopped and restarted, particularly in display interfaces, leading to increased time and power consumption penalties.
Innovation Solution
A semiconductor device with an interface circuit that includes a first memory circuit for storing setting information when power is supplied and a second memory circuit for storing it when power is not supplied, allowing the interface to change states and eliminate the need for initialization upon power restart, using transistors with oxide semiconductors to retain charge and maintain setting information.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If the power supply voltage is stopped to reduce power consumption, then power consumption is reduced, but setting information is lost and initialization is required again, increasing time and power consumption
Solution Approach 1:
The register is divided into two separate memory circuits: a first memory circuit that operates when power is supplied and a second memory circuit that operates when power is stopped. This segmentation allows setting information to be preserved across power interruptions without requiring re-initialization, resolving the contradiction between reducing power consumption and avoiding time loss from repeated initialization.
2Use of energy by moving object
If the display interface operation is stopped to reduce power consumption, then power consumption is reduced, but setting information is lost and the interface must be restarted, increasing overall power usage
Solution Approach 1:
The second memory circuit is designed to automatically store setting information when power is stopped, performing the preservation action in advance before the next power-on event. This preliminary action eliminates the need for re-initialization when power is restored, thereby eliminating the energy penalty associated with repeated initialization operations.
3Speed
If volatile memory is used for setting information, then the interface can operate normally with low latency, but setting information is lost when power is stopped, requiring frequent re-initialization
Solution Approach 1:
The second memory circuit acts as an intermediary that bridges the volatile first memory circuit and the power-supplied state. When power is stopped, the second memory circuit preserves the setting information that would otherwise be lost in the volatile memory, enabling the interface to maintain its operational state across power interruptions without requiring re-initialization.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution reduces power consumption by preventing the loss of setting information during power interruptions and eliminating the need for repeated initialization, thereby lowering overall power usage and improving operational efficiency.
Implementation Method 1
using transistors with oxide semiconductors to retain charge and maintain setting information
Data Source
AI summary
Power consumption of an interface circuit is to be reduced. A semiconductor device includes a processor and the interface circuit including a register that stores setting information. The register includes a first memory circuit capable of storing the setting information when power supply voltage is supplied, and a second memory capable of storing the setting information when supply of the power supply voltage is stopped. The interface circuit changes a state between a first state, a second state, a third state, and a fourth state. In the first state, the setting information is stored in the first memory. In the second state, the interface circuit operates on the basis of the setting information stored in the first memory circuit. In the third state, the setting information stored in the first memory circuit is stored in the second memory circuit and the supply of the power supply voltage is stopped. In the fourth state, the supply of the power supply voltage is restarted and the setting information stored in the second memory circuit is stored in the first memory circuit. The interface circuit changes a state between the second state, the third state and the fourth state on the basis of a state of the functional device.