Semiconductor Junction Layering for Stable Zener Breakdown Voltage

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Zener diodes in semiconductor devices experience significant breakdown voltage drift due to mechanical stress from thermal cycles and temperature variations, affecting the accuracy of analog circuitry.

Innovation Solution

A semiconductor device structure with a doped region junction and an additional layer deposited on top, covering at least 50% of the junction area, where the additional layer has similar mechanical properties to the substrate and is electrically insulated from the doped region, reducing mechanical stress and maintaining electrical integrity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an additional layer is deposited on the junction region to reduce mechanical stress, then the breakdown voltage stability is improved, but the device structure becomes more complex

Engineering Contradiction:
Improvebreakdown voltage stabilityVSAvoiddevice structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The additional layer is made of material having similar mechanical properties to the semiconductor substrate, creating a homogeneous stress-matching layer that reduces mechanical stress on the junction without introducing significant structural complexity

Inventive Principle:
Principle #33Homogeneity

Solution Approach 2:

The device structure combines the semiconductor substrate with an additional protective layer formed of material compatible with the substrate's mechanical properties, creating a composite structure that maintains electrical functionality while reducing mechanical stress

Inventive Principle:
Principle #40Composite materials

2Strength

If the additional layer covers a large portion of the junction region, then the mechanical stress resistance is improved, but the manufacturing precision requirements increase

Engineering Contradiction:
Improvemechanical stress resistanceVSAvoidlayer coverage precision
Core Design Contradiction:
StrengthVSManufacturing precision

Solution Approach 1:

The additional layer is designed to cover at least 50% of the projection area of the junction region, providing sufficient stress protection without requiring complete coverage, thus balancing mechanical reinforcement with manufacturing feasibility

Inventive Principle:
Principle #16Partial or excessive action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The additional layer minimizes mechanical stress on the junction, stabilizing the Zener breakdown voltage and maintaining the accuracy of analog circuitry without significant increases in manufacturing cost.

Implementation Method 1

The additional layer minimizes mechanical stress on the junction, stabilizing the Zener breakdown voltage

Methodology Applied
Scientific EffectMechanical stress distribution:

Implementation Method 2

an oxide layer is formed on an upper surface of the semiconductor substrate; at least 90% of the bottom surface of the additional layer is in contact with the oxide layer

Methodology Applied
Scientific EffectElectrical insulation: Dielectric

Data Source

PatentEP4386855A1Semiconductor device with improved mechanical stress resistance
Publication Date: 2024.06.19 NXP BV
  • EP4386855A1 patent drawingFigure 1~3
  • EP4386855A1 patent drawingFigure 4~6
  • EP4386855A1 patent drawingFigure 7~8

AI summary

Provided is a semiconductor device that includes: a semiconductor substrate having a first doped region of a first doping type and a second doped region of a second doping type, the first doped region being beneath but immediately adjacent to, the second doped region, with the first doping type being opposite the second doping type, thereby forming a junction region between the first doped region and the second doped region; and an additional layer that has been deposited above the junction region having similar mechanical properties as the semiconductor substrate. The additional layer covers at least 50% of a projection area of the junction region. The second doped region has a top surface, the additional layer has a bottom surface, and at least 90% of the bottom surface of the additional layer is electrically insulated from the top surface of the second doped region.