Semiconductor Layout Patterning With Non-Perpendicular Bombardment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current photolithography processes face challenges in achieving small end-to-end separation distances between features on semiconductor wafers, leading to inefficient use of wafer area and limitations in feature scaling, as they can only produce side-to-side separation distances smaller than end-to-end distances.
Innovation Solution
A semiconductor process system that incorporates a non-perpendicular particle bombardment process in conjunction with photolithography to reduce the end-to-end separation distances between features by analyzing layout data and adjusting the layout to utilize the particle bombardment system when end-to-end distances exceed a certain threshold, thereby improving feature density and wafer yield.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If traditional photolithography processes are used to pattern photoresist, then side-to-side separation distances can be made small, but end-to-end separation distances remain larger than desired
Solution Approach 1:
The patent divides the patterning process into two independent stages: first photolithography defines side-to-side spacing, then a separate non-perpendicular particle bombardment process defines end-to-end spacing. This segmentation allows each process to optimize for its specific directional requirement, achieving small end-to-end distances without compromising side-to-side precision.
Solution Approach 2:
The patent introduces a new processing dimension by applying particle bombardment at non-perpendicular angles (e.g., 45 degrees) to the wafer surface. This angular approach allows material removal that specifically reduces end-to-end distances between features, a dimension of control that traditional perpendicular photolithography cannot achieve.
2Quantity of substance
If photolithography alone is used for patterning, then the process is simple, but feature density is limited by larger end-to-end distances
Solution Approach 1:
The patent merges two distinct patterning techniques—photolithography and non-perpendicular particle bombardment—into a unified multi-step process. Photolithography establishes the primary feature layout with controlled side-to-side spacing, while particle bombardment subsequently refines the end-to-end spacing, together achieving high feature density that neither process could accomplish alone.
Solution Approach 2:
The patent performs preliminary photolithography patterning to establish feature positions and side-to-side spacing before applying the non-perpendicular particle bombardment process. This preliminary action creates a foundation that the subsequent bombardment process builds upon, allowing precise control of end-to-end distances without disrupting the previously established lateral feature arrangement.
3Area of stationary object
If end-to-end separation distances are reduced to increase feature density, then wafer area utilization improves, but patterning difficulty increases
Solution Approach 1:
The patent replaces the purely optical-mechanical photolithography system with a hybrid approach that incorporates physical particle bombardment. By using directed particle beams (ions or atoms) striking the photoresist at oblique angles, the process achieves mechanical material removal that precisely controls end-to-end distances, overcoming the diffraction and resolution limits of optical methods.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The system effectively reduces end-to-end separation distances, allowing for more efficient use of wafer area, enabling denser formation of interconnect structures and improving wafer yields by overcoming the limitations of traditional photolithography processes.
Implementation Method 1
a non-perpendicular particle bombardment process in conjunction with photolithography to reduce the end-to-end separation distances between features
Implementation Method 2
Many etching processes involve depositing a layer of photoresist and patterning the photoresist by exposing the photoresist to ultraviolet light through a photolithography mask
Data Source
AI summary
A semiconductor processing system includes a layout database that stores a plurality of layouts indicating features to be formed in a wafer. The semiconductor processing system includes a layout analyzer that analyzes the layouts and determines, for each layout, whether a non-perpendicular particle bombardment process should be utilized in conjunction with a photolithography process for forming the features of the layout in a wafer.