Semiconductor Layout Block Strips for Noise Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As semiconductor devices shrink, the proximity of signal lines increases noise due to capacitive coupling, particularly for clock signals, which existing place and route technologies struggle to mitigate effectively.

Innovation Solution

Incorporating block strips in the same layer as clock signal metal strips to prevent adjacent metal strips from being placed too close, thereby increasing the distance between them and reducing capacitive coupling and noise.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the space between signal lines is decreased to increase functional density, then the number of interconnected devices per chip area increases, but the noise from capacitive coupling between signal lines increases

Engineering Contradiction:
Improvefunctional densityVSAvoidnoise
Core Design Contradiction:
Quantity of substanceVSObject-affected harmful factors

Solution Approach 1:

The patent introduces block strips as intermediary elements positioned between clock signal lines and other signal lines. These block strips act as mediators that prevent direct capacitive coupling between the clock signal and adjacent signals, thereby reducing noise while allowing the circuit lines to remain in close proximity for high functional density.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent segments the layout by introducing block strips that divide the space between signal lines. This segmentation creates distinct zones that prevent unwanted electrical interaction between adjacent signal lines while maintaining the overall compact layout structure.

Inventive Principle:
Principle #1Segmentation

2Object-affected harmful factors

If block strips are added to prevent adjacent metal strips from being placed too close, then noise from capacitive coupling is reduced, but the device complexity and layout constraints increase

Engineering Contradiction:
ImprovenoiseVSAvoidlayout complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The block strips serve multiple functions: they act as spacing elements to prevent capacitive coupling, serve as routing constraints for the place and route tool, and can potentially function as shielding elements. This multi-functionality reduces the need for additional separate components to address noise issues.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration effectively reduces noise interference by ensuring metal strips are placed farther apart, minimizing capacitive coupling and enhancing signal integrity in densely packed semiconductor devices.

Implementation Method 1

the noise resulting from one signal line to the other inevitably increases... reducing capacitive coupling and noise

Methodology Applied
Scientific EffectCapacitive coupling: Capacitance

Data Source

PatentUS11392747B2Layout method of a semiconductor device and associated system
Publication Date: 2022.07.19 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11392747B2 patent drawing
  • US11392747B2 patent drawing
  • US11392747B2 patent drawing

AI summary

A layout method of a semiconductor device is disposed. The layout method includes: disposing a first metal strip directed to a first clock signal and disposing a first block strip parallel with the first metal strip, wherein the first block strip is indicative of a first blockage which prevents a routing tool from placing another metal strip on the location of the first block strip.