Semiconductor Memory Device With Four Cell Arrays For Read Margin
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices, such as MRAM, face challenges in selecting the optimal reference cell for data reading due to limited control over cell arrays, leading to reduced read margin and increased risk of misreads.
Innovation Solution
The semiconductor memory device employs a configuration with four cell arrays and corresponding decoders, allowing independent control of global word and reference lines to select memory and reference cells, enabling the selection of the optimal reference cell for improved data reading reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a conventional sense amplifier configuration with limited cell array control is used, then the device complexity is reduced, but the read margin deteriorates and misreads increase
Solution Approach 1:
The memory device is divided into multiple independent cell arrays (first, second, third, and fourth cell arrays), each capable of being independently controlled. This segmentation allows the sense amplifier to selectively access reference cells from different arrays, enabling optimization of read margin by choosing the most suitable reference cell while maintaining manageable device complexity through modular architecture.
Solution Approach 2:
The patent introduces an additional dimension of control by organizing cell arrays in a multi-dimensional layout (adjacent in first direction, crossed in second direction). This spatial arrangement enables the sense amplifier to select reference cells from diagonally opposite arrays, providing more degrees of freedom in reference cell selection and improving read margin without proportionally increasing control complexity.
2Reliability
If the degree of freedom in selecting reference cells is limited, then the device complexity is reduced, but the reliability of data reading deteriorates
Solution Approach 1:
The control structure is designed to be dynamic rather than fixed, allowing the sense amplifier to adaptively select reference cells from different cell arrays based on operational requirements. The independent control of each cell array enables flexible reconfiguration of reference cell selection, improving data reading reliability while maintaining reasonable device complexity through controlled adaptability.
3Reliability
If multiple cell arrays with independent control are implemented, then the read margin is improved, but the device complexity increases
Solution Approach 1:
The decoders and control circuits are designed with multi-functionality to manage multiple cell arrays efficiently. The same decoder structure can selectively control different cell arrays based on operational mode, reducing redundant circuitry while enabling the sense amplifier to access reference cells from any of the four arrays, thus improving read margin without proportionally increasing device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enhances the degree of freedom in selecting memory and reference cells, improves read margin, and reduces misreads, thereby increasing the reliability of data storage and retrieval.
Implementation Method 1
a variable resistance element configured to store data on the basis of a change in resistance
Implementation Method 2
a sense amplifier connected to the first to fourth cell array and configured to compare a current through a memory cell with a current through a reference cell to determine the data of the memory cell
Data Source
AI summary
According to one embodiment, a semiconductor memory device includes a first cell array includes memory cells and reference cells, a second cell array located adjacent to the first cell array in a first direction, a third cell array located adjacent to the first cell array in a second direction crossing the first direction, a fourth cell array located adjacent to the second cell array in the second direction, and a sense amplifier connected to the first to fourth cell array and configured to compare a current through a memory cell with a current through a reference cell to determine the data of the memory cell. A reference cell is selected from a cell array which is diagonally opposite to a cell array as a read target.