Semiconductor Device Negative Differential Transconductance Ternary Logic
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional binary logic circuits require numerous components and conducting wires, leading to high power consumption and heat generation, while multi-valued logic circuits with negative differential transconductance are challenging to implement due to complexity and temperature dependence.
Innovation Solution
A semiconductor device with negative differential transconductance is manufactured using a substrate, gate electrode, insulating layer, source electrode material layer, and semiconductor material layer, where the work function of the source electrode material layer is controlled by a gate voltage, enabling a ternary inverter circuit with reduced component count.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If conventional binary logic circuits are used, then information processing can be performed, but numerous components and conducting wires are required leading to high power consumption and heat generation
Solution Approach 1:
The patent changes the fundamental operating parameter from binary (0,1) to multi-valued (0,1,2) logic states. By utilizing the negative differential transconductance characteristic that produces multiple current peaks, the device enables ternary logic operations, reducing the number of components and wires needed for information processing while lowering power consumption.
Solution Approach 2:
The invention makes a single device capable of representing multiple logic states (0, 1, 2) through controlled potential barriers and multiple current peaks. This multi-functional capability allows one device to replace what would traditionally require multiple binary devices, simplifying the overall circuit architecture.
2Use of energy by moving object
If multi-valued semiconductor devices are used to reduce power consumption, then negative differential transconductance can be achieved, but the device structure becomes very complex
Solution Approach 1:
The device is segmented into distinct functional layers: source electrode material layer, semiconductor material layer, and insulating layer. This segmentation allows each layer to be optimized independently for its specific function while maintaining overall device simplicity. The hetero-joined structure creates controlled potential barriers without requiring complex multi-layer configurations.
Solution Approach 2:
The patent employs composite material structure with hetero-joined source electrode material layer and semiconductor material layer. This composite approach enables the device to achieve negative differential transconductance through material property differences rather than complex structural arrangements, simplifying the overall device design.
3Adaptability or versatility
If resonant tunneling diode is used to obtain multiple current peaks, then multi-valued logic states can be achieved, but the manufacturing process becomes very complex
Solution Approach 1:
Instead of relying on complex resonant tunneling mechanisms requiring precise quantum dot formation, the patent changes the approach by controlling potential barrier heights through gate voltage and material selection. This parameter-based control achieves multiple current peaks through simpler hetero-joined material structures that are more compatible with conventional semiconductor manufacturing.
4Adaptability or versatility
If single electron transistor is used to achieve multiple current peaks, then multi-valued logic can be implemented, but very small quantum dots of 10 nm or less need to be formed making the process very difficult
Solution Approach 1:
The patent eliminates the need for ultra-small quantum dots by changing to a hetero-joined material structure where potential barriers are controlled by material properties and gate voltage rather than physical confinement in 10 nm structures. This parameter shift from dimensional confinement to material-property-based control significantly relaxes manufacturing precision requirements.
5Adaptability or versatility
If single electron transistor is used to achieve negative differential resistance, then multiple current peaks can be obtained, but it shows negative differential resistance only at extremely low temperature making it difficult to be applied to circuit
Solution Approach 1:
The patent changes the operating temperature parameter by using hetero-joined material structures with controlled potential barriers that maintain negative differential transconductance at higher temperatures. The mechanism relies on material property differences and electric field control rather than quantum confinement effects that are temperature-sensitive, enabling practical circuit operation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution allows for a ternary inverter circuit capable of outputting three logic states with reduced component requirements, lowering power consumption and simplifying the integration of multi-valued logic circuits.
Implementation Method 1
A work function of the source electrode material layer is controlled by a gate voltage applied through the gate electrode
Data Source
AI summary
Provided is a semiconductor device with negative differential transconductance. The semiconductor device includes a substrate, a gate electrode formed on the substrate, an insulating layer formed on the gate electrode, a source electrode material layer formed on the insulating layer, a semiconductor material layer formed on the insulating layer to be hetero-joined to the source electrode material layer, a source electrode formed on the source electrode material layer, and a drain electrode formed on the semiconductor material layer. A work function of the source electrode material layer is controlled by a gate voltage applied through the gate electrode, and the source electrode material layer shows negative differential transconductance depending on a level of the gate voltage.