Semiconductor Package Constraint Structures for Resonance Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Inertial measurement units (IMUs) in semiconductor packages, such as SOIC, are prone to structural integrity issues due to resonance frequency interference from adjacent devices, leading to potential damage and interference from low-frequency noise and vibrations.

Innovation Solution

A semiconductor package structure incorporating a first and second constraint structure, where the second constraint structure includes a substrate core layer and a metal layer, is connected to the package device, modifying its resonance frequency by creating additional nodes for standing waves and increasing stiffness, thus preventing interference and damage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a conventional semiconductor package structure is used, then the device can be manufactured with standard processes, but the structural integrity is deteriorated due to resonance frequency interference from adjacent devices

Engineering Contradiction:
Improvestructural integrityVSAvoidresonance frequency interference
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The package structure is segmented by adding constraint structures that divide the package into distinct regions with different mechanical properties. The first constraint structure is connected to the semiconductor package device, while the second constraint structure is positioned under the projection of the package device, creating segmented support zones that modify vibration patterns and reduce resonance interference.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The constraint structures extend the support system into the vertical dimension by positioning the second constraint structure underneath the package device projection. This three-dimensional arrangement of constraint structures creates additional support nodes that alter the resonance characteristics and increase structural rigidity without expanding the planar footprint.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Object-affected harmful factors

If additional constraint structures are added to increase stiffness and modify resonance frequency, then the resistance to vibration and noise is improved, but the device complexity increases

Engineering Contradiction:
Improvevibration and noise resistanceVSAvoidpackage structure complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The constraint structures serve multiple functions simultaneously: they provide mechanical support, modify resonance frequencies, increase structural stiffness, and reduce vibration and noise. By integrating these multifunctional constraint structures into the package design, the solution addresses multiple problems without proportionally increasing complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The constraint structures change key mechanical parameters of the package system, including stiffness, resonance frequency, and damping characteristics. By carefully designing the constraint structures to achieve specific parameter targets, the solution optimizes vibration and noise resistance while controlling the increase in structural complexity.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11495511B2Semiconductor package structure and method for manufacturing the same
Publication Date: 2022.11.08 ADVANCED SEMICON ENG INC
  • US11495511B2 patent drawing
  • US11495511B2 patent drawing
  • US11495511B2 patent drawing

AI summary

A semiconductor package structure and a method for manufacturing a semiconductor package structure are provided. The semiconductor package structure includes a semiconductor package device, a first constraint structure and a second constraint structure. The first constraint structure is connected to the semiconductor package device. The second constraint structure is connected to the semiconductor package device and under a projection of the semiconductor package device.