Semiconductor Package Contact Layers Without Chemical Plating

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current methods for fabricating high voltage semiconductor packages are costly due to the use of chemical plating for electrical interconnects, and they do not effectively protect the semiconductor die from mechanical damage and electrical contact with suboptimal laminate materials, especially in high voltage applications.

Innovation Solution

A method involving a die carrier with a semiconductor die and electrical connectors, where electrical layers are printed or dispensed using sinter paste or hybrid sinter paste, and an encapsulant is applied to embed the connectors, allowing for cost-effective fabrication and protection of the die, with electrical layers serving as stop layers for laser drilling and enhancing reliability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If chemical plating is used for electrical interconnects, then electrical connectivity is achieved, but manufacturing cost increases

Engineering Contradiction:
Improveelectrical connectivityVSAvoidmanufacturing cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent replaces expensive chemical plating with a cost-effective screen printing process using conductive paste. The paste is applied directly to the PCB laminate to create electrical interconnects, eliminating the need for costly electroplating while maintaining functional electrical connectivity. This approach treats the conductive paste as a disposable material that achieves the required electrical connection without expensive metal deposition.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Solution Approach 2:

The patent substitutes the chemical/electrical process of electroplating with a mechanical screen printing process. Instead of using electrical current to deposit metal layers, the invention uses physical screen printing to apply conductive paste, followed by thermal processing to sinter the paste and create conductive traces. This mechanical substitution dramatically reduces manufacturing cost.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Ease of manufacture

If the semiconductor die is embedded directly in the PCB, then assembly is simplified, but the die is vulnerable to mechanical damage and electrical contact with suboptimal laminate material

Engineering Contradiction:
Improveassembly simplicityVSAvoiddie protection
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent introduces an inlay as an intermediary component between the semiconductor die and the PCB laminate. This inlay serves as a protective mediator that shields the die from mechanical damage and prevents direct contact with the PCB laminate material. The inlay includes through-holes that allow electrical connections while maintaining physical protection of the embedded die.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The inlay provides beforehand cushioning and protection for the semiconductor die before it is exposed to potential damage sources. By embedding the die within the inlay structure first, then integrating the inlay into the PCB, the die is pre-protected from mechanical stresses and electrical contamination that would otherwise occur during direct embedding.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

3Ease of manufacture

If the inlay has standardized dimensions, then it fits in any package carrier at low cost, but fabrication flexibility is reduced

Engineering Contradiction:
Improvecost effectivenessVSAvoidfabrication flexibility
Core Design Contradiction:
Ease of manufactureVSAdaptability or versatility

Solution Approach 1:

The inlay is designed with standardized dimensions and a universal structure that enables it to be used across different package carriers and applications. The standardized design allows the same inlay fabrication process and components to serve multiple purposes and fit various PCB configurations, achieving economies of scale while maintaining adaptability through the universal through-hole pattern and embedding interface.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach reduces packaging costs, ensures only functional semiconductor dies are used, and provides high voltage testing capabilities, improving reliability and power cycling robustness while avoiding contact issues with laminate materials.

Implementation Method 1

depositing at least one electrical layer onto the main face of the encapsulant and an exposed end of the at least one electrical connector

Methodology Applied
Scientific EffectCuring:

Implementation Method 2

depositing a layer comprising a sinter paste or a hybrid sinter paste and subsequent curing of the layer

Methodology Applied
Scientific EffectSintering: Sintering

Data Source

PatentUS20240266237A1A semiconductor transistor package having electrical contact layers and a method for fabricating the same
Publication Date: 2024.08.08 INFINEON TECH AUSTRIA AG
  • US20240266237A1 patent drawing
  • US20240266237A1 patent drawing
  • US20240266237A1 patent drawing

AI summary

A method for fabricating a semiconductor package includes: providing a die carrier; disposing a semiconductor die on the die carrier, the semiconductor die having one or more contact pads on a first main face thereof; applying an encapsulant at least partially to the semiconductor die, the encapsulant embedding at least one electrical connector, the electrical connector being connected with a contact pad or with the die carrier and extending to a main face of the encapsulant; and depositing at least one electrical layer onto the main face of the encapsulant and an exposed end of the at least one electrical connector.