Semiconductor Package Power Bar Decoupling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing complexity of semiconductor dies and the resulting higher number of external connection pins lead to increased packaging costs and reliability issues due to crowded bond wires, as well as significant impact from power noise on I/O signaling, necessitating a cost-effective semiconductor package that improves power supply variations and suppresses power noise.
Innovation Solution
A semiconductor package design featuring a die pad, terminal leads, a ground bar, and power bars with tie bars, where a surface mount device (SMD) can be mounted in various configurations, including on the die pad, ground bar, power bar, or terminal leads, using non-conductive or conductive paste, and incorporating decoupling capacitors to reduce power impedance and noise.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the number of external connection pins is increased to accommodate more functionality, then the functionality of the semiconductor die is improved, but the packaging cost is increased
Solution Approach 1:
The patent transitions from a conventional planar leadframe layout to a three-dimensional stacked architecture where semiconductor dies are vertically stacked and interconnected through through-silicon vias (TSVs). This vertical integration allows multiple functional layers to coexist in a compact volume, effectively increasing functionality without proportionally increasing the footprint or packaging complexity.
Solution Approach 2:
The patent implements a nested structure where multiple semiconductor dies are stacked within a single package footprint, with lower dies containing power and ground layers that support upper signal-processing dies. This nesting approach consolidates multiple functional blocks into a unified vertical structure, reducing the number of external connection pins needed while maintaining high functionality.
2Adaptability or versatility
If the pin count is increased to provide more functionality, then the functionality is improved, but the reliability is worsened due to crowded bond wires
Solution Approach 1:
The patent replaces the mechanical wire-bonding process with direct semiconductor-to-semiconductor bonding through TSVs and flip-chip techniques. This substitution eliminates the crowded bond wire issue by establishing direct electrical and mechanical connections between stacked dies, significantly improving reliability while supporting higher pin counts and greater functionality.
3Adaptability or versatility
If more bond wires are bonded to a single lead to accommodate increased pin count, then the functionality is improved, but the yield is worsened due to reliability issues
Solution Approach 1:
The patent segments the electrical connection path into multiple independent vertical channels through TSVs, allowing each die layer to be independently bonded and tested. This segmentation enables modular assembly where defects in one segment do not propagate to other segments, thereby improving overall package yield while supporting increased functionality through stacked architecture.
4Ease of manufacture
If the power supply variations and power noise are not addressed, then the manufacturing simplicity is maintained, but the power noise impact on I/O signaling is significant
Solution Approach 1:
The patent implements local quality by dedicating specific die layers to power and ground functions with optimized material composition and structural characteristics. The lower dies contain high-current power/ground layers with low impedance, while upper dies focus on signal processing. This localized functional differentiation effectively suppresses power noise on I/O signals while maintaining manufacturing feasibility through standardized stacking processes.
Data Source
AI summary
A semiconductor package includes a die pad, a semiconductor die mounted on the die pad, rows of terminal leads disposed around the die pad; a surface mount device (SMD) mounted and bonded with a bond wire in the semiconductor package; and a molding compound encapsulating the semiconductor die and the SMD, the bond wire, and at least partially encapsulating the die pad and the terminal leads. The SMD may be mounted in the semiconductor package by using a non-conductive paste or a conductive paste. The die pad, the tie bars and the terminal leads are coplanar.