Semiconductor Device PDA CRC Mode Conflict Resolution

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The simultaneous entry of PDA mode and CRC mode in semiconductor devices can cause conflicts, leading to malfunctions due to incorrect operation of the data pad in the PDA mode when error information is received through the CRC operation.

Innovation Solution

A semiconductor device with a mode register set generating internal control signals to manage operations in both PDA and CRC modes, including a PDA driving unit for resetting the mode register and a CRC driving unit for error-free data input verification, ensuring correct operation by prioritizing the CRC mode over the PDA mode when both are activated.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If both PDA mode and CRC mode are simultaneously activated, then the device can support both per-DRAM addressability and error detection functions, but a conflict occurs causing malfunction due to the data pad being used for different purposes

Engineering Contradiction:
Improvemode compatibilityVSAvoidoperation stability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent applies preliminary action by checking the PDA mode activation status before enabling CRC operation. The control logic预先 determines whether the data pad is being used for PDA purposes, and only allows CRC operation when PDA mode is not active, preventing the conflict before it occurs

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces an intermediary control mechanism that mediates between PDA and CRC mode requests. This intermediary logic layer determines priority and prevents simultaneous activation by controlling the enable signals for each mode based on the current operational state

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If data processing speed is increased to improve performance, then throughput is enhanced, but the number of transmission errors increases

Engineering Contradiction:
Improvedata processing speedVSAvoidtransmission accuracy
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent implements feedback through CRC error detection that monitors data transmission integrity. When errors are detected at high processing speeds, the system can request retransmission, creating a feedback loop that maintains reliability despite increased throughput demands

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent changes operational parameters by dynamically adjusting error detection and correction mechanisms based on processing speed. At higher speeds where errors are more likely, enhanced CRC checking and retry protocols are activated to maintain data integrity

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If the data pad is used for PDA mode to select specific DRAM modules, then addressability is improved, but the data pad cannot simultaneously perform CRC operations for error detection

Engineering Contradiction:
Improveaddressing capabilityVSAvoidoperation simplicity
Core Design Contradiction:
Adaptability or versatilityVSEase of operation

Solution Approach 1:

The patent applies segmentation by separating the operational domains of the data pad through time-multiplexed control. Different control signals and timing sequences are used to designate the data pad for either PDA or CRC operations, preventing simultaneous conflicting uses while maintaining both functionalities

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS9280415B2Semiconductor device, semiconductor system and control method of semiconductor device
Publication Date: 2016.03.08 SK HYNIX INC
  • US9280415B2 patent drawing
  • US9280415B2 patent drawing
  • US9280415B2 patent drawing

AI summary

A semiconductor device includes a mode register set suitable for generating a first internal control signal and a second internal control signal, a per-DRAM addressability (PDA) driving unit suitable for resetting the mode register set in response to the first internal control signal and an input value of data inputted through a data pad, and a cycle redundancy check (CRC) driving unit suitable for performing a CRC operation by checking whether or not data are correctly inputted through the data pad without an error in response to the first internal control signal and the second internal control signal.