Semiconductor Device Pin Reduction Usability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices with reduced pin numbers face challenges in maintaining usability due to pin omission and degradation in access performance, particularly when using selectors that can alter the characteristics of analog signals or high-speed interfaces.

Innovation Solution

A semiconductor device design where a semiconductor chip with electrode pads is packaged into packages with different numbers of pins, with specific electrode pads not being coupled to leads to prevent pin reduction, allowing for continuous operation of input/output ports with reduced pin counts without degrading usability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If electrode pads are arranged so as not to be coupled to pins to decrease the number of pins, then the pin number is reduced, but pin omission occurs in the arrangement of ports

Engineering Contradiction:
Improvepin numberVSAvoidusability
Core Design Contradiction:
Quantity of substanceVSEase of operation

Solution Approach 1:

The patent segments the electrode pads into different groups: first electrode pads that are coupled to pins and second electrode pads that are not coupled to pins. This segmentation allows the semiconductor device to have reduced pin count while maintaining the functionality of ports through the uncoupled electrode pads, thereby resolving the contradiction between reducing pin number and maintaining usability

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If selectors are provided to exchange input/output ports with analog signals or high-speed interface circuits, then commonly-used pins can be used as input/output pins, but the characteristics of analog signals or high-speed interface circuits may change

Engineering Contradiction:
Improvepin utilization flexibilityVSAvoidsignal characteristics
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent extracts the function of handling analog signals and high-speed interface circuits from the pin-coupled electrode pads and assigns them to uncoupled electrode pads. This extraction eliminates the need for selectors that could alter signal characteristics, while still providing adaptability through the flexible assignment of uncoupled electrode pads, thus resolving the contradiction between pin utilization flexibility and signal characteristics reliability

Inventive Principle:
Principle #2Taking out (Extraction)

3Ease of operation

If multiple ports are combined to increase the number of bits for input/output, then pin omission is reduced, but access time increases

Engineering Contradiction:
Improveport functionalityVSAvoidaccess time
Core Design Contradiction:
Ease of operationVSLoss of time

Solution Approach 1:

The patent introduces a new dimension by utilizing uncoupled electrode pads that are not tied to specific pins. This allows ports to maintain their bit width and access performance without being constrained by pin count limitations. The uncoupled electrode pads provide additional capacity in a different dimension (internal chip capacity rather than external pin capacity), resolving the contradiction between port functionality and access time

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS9627298B2Semiconductor device
Publication Date: 2017.04.18 RENESAS ELECTRONICS CORP
  • US9627298B2 patent drawing
  • US9627298B2 patent drawing
  • US9627298B2 patent drawing

AI summary

To enable a semiconductor device excellent in usability to be provided. A semiconductor device has a main surface surrounded by a plurality of sides, a semiconductor chip having a plurality of electrode pads arranged over the main surface, and a plurality of leads coupled to the electrode pads by way of wires respectively. The electrode pads include a plurality of first electrode pads supplied with a plurality of bits temporally in parallel. The first electrode pads include second and third electrode pads. A fourth electrode pad different from the first electrode pads is arranged between the second and third electrode pads.