Semiconductor Planarization via Segmented CMP for Uniform Topography
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The miniaturization of semiconductor integrated circuits poses challenges in planarization due to varying feature densities and spacings, leading to insufficient planarization and topography variations across the chip surface, which impairs subsequent processes and product characteristics.
Innovation Solution
A semiconductor IC structure and method involving a two-stepped planarization process or the use of additional insulating layers to ensure uniformity, where the process is completed in one apparatus, and the introduction of specific insulating layers to eliminate step height issues, ensuring high uniformity across regions with different densities.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If a single CMP process is used for planarization, then the process is simple, but topography variation and step height issues occur due to varying feature densities
Solution Approach 1:
The planarization process is divided into two separate CMP steps: a first CMP process that planarizes regions with lower feature density, and a second CMP process that planarizes regions with higher feature density. This segmentation allows each process to be optimized for its specific region type, eliminating step height issues and achieving uniform surface topology across the entire semiconductor wafer.
2Productivity
If circuit miniaturization is pursued, then device density increases, but CMP planarization becomes insufficient due to layout complexity
Solution Approach 1:
The semiconductor wafer is divided into multiple regions based on feature density, with each region undergoing specialized CMP processing. This segmentation enables the process to handle the increased layout complexity associated with miniaturized circuits, ensuring uniform planarization across diverse circuit densities and supporting continued device scaling.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The proposed solution simplifies the planarization process, eliminates step height issues, and guarantees high uniformity across regions with different densities, thereby enhancing the quality of subsequent processes and product characteristics.
Implementation Method 1
chemical mechanical polishing (hereinafter abbreviated as CMP) process is a common technique widely used to remove excess deposited materials and to provide a planar surface for subsequent levels or processes
Data Source
AI summary
A semiconductor IC structure includes a substrate including at least a memory cell region and a peripheral region defined thereon, a plurality of memory cells formed in the memory cell region, at least an active device formed in the peripheral region, a plurality of contact plugs formed in the memory cell region, and at least a bit line formed in the memory cell region. The contact plugs are physically and electrically connected to the bit line. More important, bottom surfaces of the contact plugs are lower a surface of the substrate.