Semiconductor Power-Down Timing Control via Frequency Flag

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Semiconductor devices lack the ability to adjust the timing of entering a power-down mode based on operational speed, leading to inefficient power consumption management.

Innovation Solution

Incorporating a flag signal generation circuit and a power-down signal generation circuit that adjust the timing of generating a power-down signal in response to operational frequency information, allowing for delayed clock enablement based on operation speed, thereby controlling when the semiconductor device enters the power-down mode.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If the semiconductor device enters power-down mode immediately when idle, then power consumption is reduced, but the device cannot adapt to different operation speeds leading to inefficient power management

Engineering Contradiction:

Improvepower consumptionVSAvoidadaptability to operation speed

Core Design Contradiction:

Use of energy by moving objectVSAdaptability or versatility

Solution Approach 1:

The patent implements dynamic adjustment of power-down mode entry timing based on operational frequency. The system transitions from a static, fixed timing approach to a dynamic one where the power-down signal generation timing is adjusted according to the operational frequency detected by the flag signal generation circuit. This allows the device to adapt its power management behavior to different operating conditions.

Inventive Principle:

Principle #15Dynamics

Solution Approach 2:

The patent changes the timing parameter of power-down signal generation based on operational frequency. By detecting frequency information and adjusting the timing at which the power-down signal is generated, the system optimizes power consumption for different operation speeds. The power-down signal generation circuit modifies its behavior parameter (timing) in response to frequency changes.

Inventive Principle:

Principle #35Parameter changes

2Adaptability or versatility

If the semiconductor device delays entering power-down mode to accommodate higher operation speeds, then adaptability to operation speed is improved, but power consumption increases

Engineering Contradiction:

Improveadaptability to operation speedVSAvoidpower consumption

Core Design Contradiction:

Adaptability or versatilityVSUse of energy by moving object

Solution Approach 1:

The patent employs a feedback mechanism where the flag signal generation circuit detects operational frequency and provides this information to the power-down signal generation circuit. This feedback loop allows the system to continuously adjust power-down timing based on actual operating conditions, ensuring optimal power consumption while maintaining adaptability to different speeds.

Inventive Principle:

Principle #23Feedback

Solution Approach 2:

The system dynamically adjusts the power-down mode entry timing based on real-time frequency detection. Rather than using a fixed delay, the power-down signal generation circuit adapts its timing dynamically according to the operational frequency, achieving both adaptability and power efficiency.

Inventive Principle:

Principle #15Dynamics

Data Source

PatentUS20180166110A1Semiconductor devices

Publication Date: 2018.06.14 SK HYNIX INC

AI summary

A semiconductor device includes a flag signal generation circuit and a power-down signal generation circuit. The flag signal generation circuit generates a flag signal which is enabled in response to an operational frequency information signal. The power-down signal generation circuit generates a power-down signal for controlling input of a command in response to the flag signal and a clock enablement signal. A point of time that the power-down signal is generated is adjusted in response to the flag signal.