Semiconductor Power Delivery Layout Using Dummy-Region Through Vias

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices face challenges in achieving high integration and improved electrical characteristics due to complexity and sensitivity to voltage changes, particularly in the integration of power delivery networks and dummy regions.

Innovation Solution

The semiconductor device incorporates a substrate with a cell region and a dummy region, featuring a power delivery network on the bottom surface and through vias that connect to metal layers, allowing for efficient voltage application and reduced sensitivity to voltage changes by applying a ground voltage through the dummy region.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the semiconductor device integrates power delivery networks and dummy regions to improve electrical characteristics, then the device complexity increases, but the manufacturing precision and fabrication uniformity improve

Engineering Contradiction:
Improveelectrical characteristicsVSAvoidstructure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The substrate is divided into a cell region and a dummy region, with the power delivery network and through vias selectively positioned in the dummy region. This segmentation allows the complex power delivery structure to be isolated from the active cell region, improving electrical characteristics without compromising the functionality of the main device area.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Through vias are introduced as intermediary elements that penetrate the substrate to connect the power delivery network on the bottom surface with the first metal layer on the top surface. These intermediary structures enable efficient voltage application and reduce sensitivity to voltage changes, bridging the power delivery network and the active circuit regions.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Power

If through vias are added to penetrate the substrate and connect power delivery network to metal layers, then the manufacturing process complexity increases, but the power delivery efficiency improves

Engineering Contradiction:
Improvepower delivery efficiencyVSAvoidfabrication process
Core Design Contradiction:
PowerVSEase of manufacture

Solution Approach 1:

Through vias are implemented as vertical structures that penetrate the substrate thickness, adding a vertical dimension to the power delivery network. This three-dimensional approach allows power to be delivered efficiently from the bottom surface through the substrate to the top metal layers, overcoming the limitations of planar power delivery and reducing sensitivity to voltage changes in the active region.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Manufacturing precision

If the substrate includes both cell region and dummy region with selective through via placement, then the area utilization decreases, but the fabrication uniformity improves

Engineering Contradiction:
Improvefabrication uniformityVSAvoidusable area
Core Design Contradiction:
Manufacturing precisionVSArea of stationary object

Solution Approach 1:

Through vias are selectively positioned only in the dummy region rather than uniformly across the entire substrate. This local concentration of through vias in the dummy region provides the necessary power delivery and voltage stabilization without occupying space in the active cell region, thereby maintaining high area utilization while achieving fabrication uniformity and improved electrical characteristics.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS11996402B2Semiconductor device
Publication Date: 2024.05.28 SAMSUNG ELECTRONICS CO LTD
  • US11996402B2 patent drawing
  • US11996402B2 patent drawing
  • US11996402B2 patent drawing

AI summary

Disclosed is a semiconductor device comprising a substrate that includes a cell region and a dummy region, a first metal layer on the substrate and including a dummy line on the dummy region, a power delivery network on a bottom surface of the substrate, and a first through via that penetrates the substrate and extends from the power delivery network toward the dummy line. The first through via is electrically connected to the dummy line. The power delivery network includes a plurality of lower lines and a pad line below the lower lines. The pad line is electrically connected through the lower lines to the first through via.