Semiconductor Precharge Control Circuit Latency Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices experience latency issues during read and write operations due to the need for internal operations to complete before data can be outputted, leading to standby times such as CAS latency, CWL, and AL, which affect operation speed and efficiency.

Innovation Solution

A semiconductor system with a precharge control circuit that generates auto-precharge signals and internal precharge signals based on bank addresses, flag signals, and delay signals to enable selective precharging of banks after read or write operations, reducing latency by synchronizing precharge operations with read/write signals and optimizing delay times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If internal operations are performed to output data from semiconductor device, then data can be outputted correctly, but standby time (latency) is required which reduces operation speed

Engineering Contradiction:
Improvedata output correctnessVSAvoidoperation speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The precharge control circuit performs preliminary actions by generating auto-precharge signals before data output operations are completed. The circuit detects read/write commands and automatically initiates precharge operations on banks that will be needed soon, preparing them in advance so that when data needs to be output, the banks are already ready, thereby reducing latency without compromising data correctness

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system dynamically adjusts precharge operations based on detected command patterns. The precharge control circuit monitors incoming commands and adaptively determines which banks require precharging and when, optimizing the timing of precharge operations to minimize standby time while ensuring data is ready when needed

Inventive Principle:
Principle #15Dynamics

2Ease of operation

If precharge operation is performed on all banks, then all banks are ready for operations, but unnecessary precharge operations increase latency and reduce efficiency

Engineering Contradiction:
Improvebank readinessVSAvoidlatency
Core Design Contradiction:
Ease of operationVSLoss of time

Solution Approach 1:

Instead of uniformly precharging all banks, the precharge control circuit applies precharge operations selectively to specific banks based on local needs. The circuit analyzes command patterns and identifies which particular banks will be accessed next, then applies precharge only to those specific banks, leaving other banks in their current state. This localized approach ensures necessary banks are ready while avoiding unnecessary delays from precharging banks that won't be used

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The memory system is segmented into multiple independent banks, and the precharge control circuit manages precharge operations on a per-bank basis rather than as a monolithic unit. This segmentation allows different banks to be in different states (precharged or not) simultaneously, enabling fine-grained control over which banks receive precharge attention and when, thereby optimizing overall system latency

Inventive Principle:
Principle #1Segmentation

3Loss of time

If manual precharge control is used, then precharge timing can be precisely controlled, but control complexity increases and automation is reduced

Engineering Contradiction:
Improveprecharge timing precisionVSAvoidcontrol complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The precharge control circuit implements self-service by automatically detecting read/write commands and autonomously determining which banks require precharging and when. The circuit monitors the command interface, interprets command patterns, and generates appropriate precharge signals without external intervention. This automation maintains precise timing control while eliminating the need for complex external control logic, as the semiconductor device manages its own precharge scheduling

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS9646676B1Semiconductor devices and semiconductor systems including the same
Publication Date: 2017.05.09 MIMIRIP LLC
  • US9646676B1 patent drawing
  • US9646676B1 patent drawing
  • US9646676B1 patent drawing

AI summary

A semiconductor system includes a first semiconductor device and a second semiconductor device. The first semiconductor device outputs commands, a test address, addresses and a precharge signal. The second semiconductor device enters an auto-precharge operation according to a combination of the commands after a read operation or a write operation and receives the test address and the precharge signal to perform an auto-precharge operation of one bank selected from a plurality of banks by the addresses.