Semiconductor Singulation Layout With Encapsulant Against Delamination

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The semiconductor industry faces challenges in reducing the physical size of semiconductor devices while minimizing peeling of dielectric layers during the singulation process, which can lead to damage and reduced yield.

Innovation Solution

A partial singulation process is employed before full singulation, involving the formation of openings in the scribe region to recess and remove fragile metallization layers, followed by encapsulation and subsequent singulation through the encapsulant to reduce stress on these layers and prevent delamination.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If repeated reductions in minimum feature size are implemented to increase integration density, then more components can be integrated into a given area, but the physical size of semiconductor devices continues to shrink making them more vulnerable to damage during processing

Engineering Contradiction:
Improveintegration densityVSAvoiddevice robustness
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

An encapsulant material is applied over the fragile metallization layers and dielectric structures before the singulation process. This encapsulant acts as a cushioning layer that absorbs mechanical stresses and prevents direct contact between the saw blade and the delicate internal structures, thereby protecting the device during cutting while maintaining high integration density

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

2Productivity

If conventional singulation processes are used on devices with fragile metallization layers, then manufacturing can proceed efficiently, but peeling and delamination of dielectric layers occurs leading to reduced yield

Engineering Contradiction:
Improvemanufacturing efficiencyVSAvoidsingulation quality
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The encapsulant is applied beforehand to cushion and protect the fragile metallization layers during the singulation process, preventing peeling and delamination while maintaining manufacturing efficiency

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

Solution Approach 2:

The encapsulant serves as an intermediary layer between the external mechanical stress (saw blade during singulation) and the fragile internal structures (metallization layers and dielectric). This intermediary absorbs and distributes the mechanical stress, preventing direct damage to the delicate structures while allowing the singulation process to proceed

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If metallization layers are recessed and removed in the scribe region to reduce stress, then delamination is prevented, but additional manufacturing steps are required increasing process complexity

Engineering Contradiction:
Improvedelamination resistanceVSAvoidprocess complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The fragile metallization layers are selectively removed from the scribe region where they would be most vulnerable to stress during singulation. By extracting these problematic elements from the high-stress area, the need for complex protective measures is reduced, and delamination is prevented

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The metallization layers are recessed and removed in advance during the encapsulation preparation stage, before the singulation process occurs. This preliminary action eliminates the source of potential delamination problems before they can occur during cutting

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20240387391A1Semiconductor Devices and Methods of Manufacture
Publication Date: 2024.11.21 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US20240387391A1 patent drawing
  • US20240387391A1 patent drawing
  • US20240387391A1 patent drawing

AI summary

A semiconductor device and method of manufacture are provided wherein semiconductor devices are attached over a semiconductor substrate. An opening is formed within metallization layers over the semiconductor substrate and the semiconductor substrate, and an encapsulant is placed to fill the opening. Once the encapsulant is placed, the semiconductor substrate is singulated to separate the devices. By recessing the material of the metallization layers and forming the opening, delamination damage may be reduced or eliminated.