Semiconductor Interconnect Layout Using Slot Vias for Compact Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor device layouts face challenges in efficiently connecting conductors across different metal layers while minimizing area, power consumption, and capacitance, often requiring circuitous routes that increase complexity and resource usage.
Innovation Solution
The implementation of conductive vias and elongated slot vias in specific configurations within the semiconductor device layout, allowing adjacent conductors in one metal layer to be directly connected to conductors in another layer, thereby reducing the need for lengthy routing and optimizing spatial efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If circuitous routes are used to connect conductors across different metal layers, then routing flexibility is improved, but area usage increases and power consumption increases
Solution Approach 1:
The patent introduces elongated slot vias that extend through multiple metal layers (e.g., from M0 to M2) vertically, enabling conductors to be connected across layers without requiring lengthy horizontal routing paths. This dimensional transition from 2D planar routing to 3D vertical connectivity reduces the area occupied by routing while maintaining routing flexibility through the via structure.
2Adaptability or versatility
If circuitous routes are used to connect conductors across different metal layers, then routing flexibility is improved, but power consumption increases
Solution Approach 1:
By utilizing vertical slot vias that penetrate through multiple metal layers, the patent enables direct vertical connections between conductors in different layers. This eliminates the need for lengthy horizontal routing paths that would increase resistance and power consumption, while the via structure itself provides the necessary routing adaptability.
3Ease of manufacture
If conventional vias are used to connect adjacent conductors, then manufacturing simplicity is maintained, but capacitance increases and area usage increases
Solution Approach 1:
The elongated slot vias extend vertically through multiple metal layers, positioning the conductive material in the vertical dimension rather than spreading it horizontally. This reduces the horizontal footprint and minimizes the overlapping area between adjacent conductors, thereby reducing parasitic capacitance while maintaining manufacturing feasibility through standard via formation processes.
Solution Approach 2:
The via structure is segmented into multiple conductive portions at different vertical levels, allowing each segment to connect to specific metal layers independently. This segmentation enables precise control over where capacitance occurs and allows optimization of the via geometry to minimize unwanted capacitive coupling between adjacent conductors.
4Adaptability or versatility
If routing paths are extended to connect conductors across layers, then connectivity is improved, but device complexity increases
Solution Approach 1:
The patent resolves the complexity issue by implementing slot vias that provide direct vertical connectivity through multiple metal layers in a single structural element. This eliminates the need for complex multi-segment horizontal routing paths and multiple via connections, thereby achieving high connectivity while actually reducing device complexity through the streamlined vertical via structure.
Data Source
AI summary
A semiconductor device, includes a first metal layer, a second metal layer, and at least one conductive via. The first metal layer has a first conductor that extends in a first direction and a second conductor that extends in the first direction, wherein the second conductor is directly adjacent to the first conductor. The second metal layer has a third conductor that extends in a second direction, wherein the second direction is transverse to the first direction. The at least one conductive via connects the first conductor and the second conductor through the third conductor.