Semiconductor Storage Apparatus Using Asymmetric Writing Error Rate Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing non-volatile memory technologies, such as STT-MRAM, face challenges in reducing writing errors, which can occur even under consistent operating conditions.
Innovation Solution
A semiconductor storage apparatus is designed with a control circuit that performs writing control based on the asymmetric property of the writing error rate curve with respect to the writing voltage of the magnetization reversal memory device, utilizing a plurality of memory cells with magnetization reversal memory devices and first switch devices to control current flow.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a fixed pulse width voltage is applied to the magnetization reversal memory device, then the writing operation is simple to control, but the writing error rate is high
Solution Approach 1:
The patent applies dynamic pulse width modulation to the writing voltage, where the pulse width is adjusted based on the target magnetization state. Different pulse widths are used for writing '0' and '1' states, transforming the static fixed pulse width approach into a dynamic adaptive approach that reduces writing errors while maintaining control simplicity through automated control circuitry.
Solution Approach 2:
The patent changes the temporal parameter (pulse width) of the writing voltage to optimize writing reliability. By varying the pulse width duration based on the target state and utilizing the asymmetric error rate characteristics of the memory device, the system achieves lower writing error rates without requiring fundamental changes to the memory cell structure.
2Reliability
If the writing voltage pulse width is adjusted to reduce writing errors, then the writing reliability improves, but the control complexity increases
Solution Approach 1:
The control circuit is designed to automatically determine and apply the appropriate pulse width based on the target writing state and the asymmetric error rate characteristics of the memory device. The system performs self-adjustment without requiring external manual calibration or complex user input, making the enhanced writing control as easy to use as the original fixed pulse width method while achieving superior reliability.
Solution Approach 2:
The control circuit incorporates feedback mechanisms that utilize knowledge of the asymmetric error rate curve to automatically adjust the pulse width. By monitoring the target state and applying predetermined pulse width adjustments based on the known asymmetric characteristics, the system achieves reliable writing control through automated feedback-driven parameter optimization.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach significantly reduces the writing error rate compared to traditional methods where a fixed pulse width voltage is applied, thereby enhancing the reliability of the semiconductor storage apparatus.
Implementation Method 1
STT-MRAM (Spin Transfer Torque Magnetic Random Access Memory) is known as a non-volatile memory
Data Source
AI summary
A semiconductor storage apparatus according to one embodiment of the present disclosure includes a plurality of memory cells and a control circuit. Each of the memory cells includes a magnetization reversal memory device and a first switch device that controls a current to flow to the magnetization reversal memory device. The control circuit performs a writing control based on an asymmetric property of a writing error rate curve line with respect to a writing voltage of the magnetization reversal memory device.