Semiconductor Test Structure Detecting Non-Uniform Charging via Delayed Inversion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional methods for measuring charging status in semiconductor processing steps are unsatisfactory due to low sensitivity, high test chip costs, and long data delay times, especially when charge accumulation is non-uniform, affecting the precision and reliability of semiconductor device manufacturing.
Innovation Solution
A semiconductor process test structure comprising a gate electrode, a charge-trapping layer, and a diffusion region is used, which acts as a capacitor to detect shifts in flatband voltage and employs a delayed inversion point technique to monitor non-uniform charging effects, reducing test wafer costs and data production time.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional CV techniques or floating gate testers are used to measure charging status, then measurement capability is provided, but sensitivity is low and test chip cost is high
Solution Approach 1:
The patent segments the gate electrode into multiple regions (first gate electrode region and second gate electrode region) with different work functions. This segmentation allows different regions to respond differently to charge accumulation, enabling the detection of non-uniform charging patterns that conventional single-region testers cannot detect, thereby improving measurement sensitivity without requiring expensive specialized test chips
Solution Approach 2:
The patent applies local quality by creating regions with different properties (different work functions) within the gate electrode structure. The first gate electrode region has a first work function and the second gate electrode region has a second work function, allowing each region to be sensitive to different aspects of charge accumulation, thus improving overall measurement precision and sensitivity
2Measurement precision
If conventional testing methods are used, then charging status can be measured, but data delay time is long
Solution Approach 1:
The patent incorporates the test structure directly into the semiconductor device fabrication process, with the multi-region gate electrode structure being formed during normal manufacturing. This preliminary action eliminates the need for separate, time-consuming test chip fabrication and testing steps, thereby reducing data delay time while maintaining measurement precision
Solution Approach 2:
The patent creates a universal test structure that serves multiple functions: it acts as both the functional gate electrode of the semiconductor device and the charging status sensor. This multi-functionality eliminates the need for separate dedicated test chips, reducing both cost and data production time while maintaining measurement capability
3Manufacturing precision
If RF plasmas are used for processing, then etching precision and pattern definition are improved, but charge accumulation on conductors increases
Solution Approach 1:
The patent implements a preliminary detection mechanism that measures charge accumulation during or immediately after RF plasma processing steps. By detecting charge build-up in real-time during the process, operators can adjust plasma parameters or introduce countermeasures before damage occurs, thus maintaining etching precision while mitigating harmful charge accumulation effects
Solution Approach 2:
The patent establishes a feedback loop where the multi-region gate electrode structure continuously monitors charge accumulation during RF plasma processing. The measured charging status is fed back to control the processing parameters, allowing dynamic adjustment to prevent excessive charge build-up while maintaining the etching precision and pattern definition benefits of RF plasma
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for more accurate and timely monitoring of charging status during semiconductor processing, enabling modifications to reduce damage and improve device performance by detecting both uniform and non-uniform charge distributions effectively.
Implementation Method 1
a charge-trapping layer, and a diffusion region. The test structure is a capacitor-like structure in which the charge-trapping layer will trap charges during various processing steps
Implementation Method 2
A CV measurement can then be used to detect whether a shift in the flatband voltage (Vfb) has occurred
Implementation Method 3
The mechanism of current flow through the oxide layer forming the gate is primarily the result of Fowler-Nordheim (FN) tunneling. FN tunneling occurs at fields in excess of 10 MV/cm
Data Source
AI summary
A semiconductor process test structure comprises a gate electrode, a charge-trapping layer, and a diffusion region. The test structure is a capacitor-like structure in which the charge-trapping layer will trap charges during various processing steps. A CV measurement can then be used to detect whether a Vfb shift has occurred. If the process step resulted in a charge effect, then the induced charge will not be uniform. If the charging of the test structure is not uniform, then there will not be a Vfb shift. A delayed inversion point technique can then be used to monitor the charging status.