Semiconductor Device Training Mode Termination Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor memory systems, high-speed operation under low power conditions leads to signal integrity issues due to propagation delays caused by noise or skew, making precise signal training challenging, especially in X8 CBT mode where input and output operations are performed through the same pads.
Innovation Solution
A semiconductor system and device that control termination operations during training mode by setting a reference voltage and buffering signals, allowing precise signal training without performing termination during output periods, using a configuration that includes a reference voltage generation block, training block, timing control block, output control block, termination control block, and output driving block.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If termination operation is performed during output period in training mode, then signal impedance is matched and reflections are reduced, but signal integrity deteriorates due to interference with data output operation
Solution Approach 1:
The patent applies preliminary action by disabling the termination operation before the data output period begins and enabling it only after the output period completes. The termination control block receives the output control signal and proactively turns off the termination resistor during the output period, preventing any potential interference with the data signal before it can occur. This timing-based control ensures that termination is applied in advance of when it would be beneficial, without interfering with the critical data output window.
2Object-generated harmful factors
If termination operation is disabled during training mode, then data output operation is not interfered with, but signal reflections and impedance mismatch occur
Solution Approach 1:
The patent implements dynamics by making the termination operation dynamically controllable through the output control signal. Rather than having a fixed termination state, the termination resistor is dynamically enabled or disabled based on the timing of data output operations. The termination control block responds to the output control signal to adjust the termination state in real-time, allowing the system to adapt between two operational modes: training mode (termination disabled) and normal operation mode (termination enabled), thereby optimizing performance for each specific condition.
3Use of energy by moving object
If high-speed operation is implemented under low power condition, then power consumption is reduced, but propagation delay increases due to noise or skew
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the termination resistance parameter based on operational mode. During low-power training operations, the termination is disabled to minimize power consumption. During high-speed data operations, the termination is enabled to improve signal integrity and reduce the effective propagation delay caused by reflections and impedance mismatches. This parameter adjustment allows the system to optimize between power consumption and signal propagation characteristics depending on the current operational requirements.
Data Source
AI summary
A semiconductor system includes a controller operatively coupled to a semiconductor device, the controller being suitable in a training mode for receiving an external signal and a first data signal from an external device and for transmitting the received external signal and the first data signal to the semiconductor device; and the semiconductor device being suitable in the training mode for determining a level of a reference voltage in response to the first data signal, and for transmitting a second data signal to the controller by buffering the external signal based on the reference voltage without performing a termination operation during an output period of the second data signal, wherein the controller controls an enable timing of the external signal by receiving the second data signal.