Semiconductor Via Structure Using One Mask for Multiple Via Sizes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The semiconductor industry faces challenges in manufacturing complex semiconductor structures with varying via dimensions, which increases the complexity and cost of the manufacturing process.

Innovation Solution

A semiconductor structure is designed with vias of different dimensions by using a mask with varying transmission rates during the lithography process, allowing for the formation of both large and small vias using a single mask.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If multiple masks are used to form vias of different dimensions, then manufacturing precision is improved, but device complexity and manufacturing cost increase

Engineering Contradiction:
Improvevia dimension precisionVSAvoidmanufacturing process complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent changes the optical parameters of the mask by incorporating regions with different transmission rates (fully transparent, partially transparent, and opaque regions) to form vias of different dimensions through a single lithography process, eliminating the need for multiple masks and process steps

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The single mask is designed to perform multiple functions by containing different transmission rate regions that simultaneously define multiple via sizes, allowing one mask to replace what would traditionally require multiple specialized masks

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Manufacturing precision

If multiple masks are used to form vias of different dimensions, then manufacturing precision is improved, but loss of substance increases

Engineering Contradiction:
Improvevia dimension precisionVSAvoidmaterial usage
Core Design Contradiction:
Manufacturing precisionVSLoss of substance

Solution Approach 1:

The patent merges the functionality of multiple masks into a single mask structure, where different regions of the same mask control the formation of vias with different dimensions, thereby reducing material consumption and simplifying the manufacturing process

Inventive Principle:
Principle #5Merging (Combining)

3Adaptability or versatility

If via dimensions are varied in the semiconductor structure, then adaptability is improved, but device complexity increases

Engineering Contradiction:
Improvestructure adaptabilityVSAvoidmanufacturing process complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The mask is designed with spatially varying local properties (different transmission rates in different regions) to create vias of different dimensions in specific locations, allowing the semiconductor structure to accommodate varying via requirements without increasing overall process complexity

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach reduces manufacturing costs and material usage by enabling the formation of multiple via sizes with a single mask, simplifying the process and improving efficiency.

Implementation Method 1

forming a first patterned photoresist layer over the passivation layer. The first patterned photoresist layer includes a first through hole and a first indentation

Methodology Applied
Scientific EffectPhotoresist exposure: Photopolymerisation

Data Source

PatentUS20250029945A1Semiconductor structure having vias with different dimensions and manufacturing method thereof
Publication Date: 2025.01.23 NAN YA TECH
  • US20250029945A1 patent drawing
  • US20250029945A1 patent drawing
  • US20250029945A1 patent drawing

AI summary

The present application provides a semiconductor structure having vias with different dimensions and a manufacturing method of the semiconductor structure. The semiconductor structure includes a first wafer including a first substrate, a first dielectric layer over the first substrate, and a first conductive pad surrounded by the first dielectric layer; a second wafer including a second dielectric layer, a second substrate over the second dielectric layer, and a second conductive pad surrounded by the second dielectric layer; a passivation disposed over the second substrate; a first conductive via extending from the first conductive pad through the second wafer and the passivation, and having a first width surrounded by the second wafer; and a second conductive via extending from the second conductive pad through the passivation and the second substrate and partially through the second dielectric layer, and having a second width surrounded by the second wafer.