Semiconductive Micro-Nanowire Array Fabrication via Electrodeposition
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current methods for fabricating crystalline-Si microwire arrays for photovoltaic applications are energy-intensive and costly, requiring high-temperature and high-vacuum techniques, limiting scalability and efficiency.
Innovation Solution
The use of nano- or micro-imprint lithography and electrodeposition of a metal catalyst to pattern the VLS catalyst onto the Si(111) growth substrate, reducing energy requirements and improving scalability, while allowing for the reuse of substrates and embedding of semiconductor structures in a binder material.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If photolithography and thermal evaporation are used to pattern catalyst onto Si substrate, then manufacturing precision and reliability are improved, but energy consumption and cost increase significantly
Solution Approach 1:
The patent replaces thermal evaporation (thermal field) and photolithography (optical field) with electrodeposition (electrical field) for catalyst patterning. This substitution uses electrochemical reactions to deposit metal catalysts through patterned openings in a sol-gel layer, significantly reducing energy consumption while maintaining patterning precision through electrical control
Solution Approach 2:
The patent changes the physical and chemical parameters of the patterning process by using electrochemical deposition instead of thermal evaporation. By controlling electrical parameters (current density, deposition time, electrolyte composition), the method achieves precise catalyst patterning at lower temperatures and energy consumption compared to traditional high-temperature thermal processes
2Reliability
If high-temperature and high-vacuum techniques are used for VLS growth, then semiconductor structure quality is improved, but scalability and productivity are reduced
Solution Approach 1:
The patent performs preliminary patterning of the catalyst layer through electrodeposition before VLS growth. By pre-forming the catalyst pattern in a controlled, low-energy process, the subsequent high-temperature VLS growth only needs to grow wires at predetermined locations, maintaining quality while enabling parallel processing and improved throughput
Solution Approach 2:
The patent segments the manufacturing process into distinct stages: (1) sol-gel layer deposition, (2) catalyst electrodeposition through patterned openings, (3) VLS wire growth, and (4) wire release. This segmentation allows each stage to be optimized independently, with electrodeposition providing precise spatial control and VLS growth providing high-quality crystal formation, thereby improving overall productivity
3Loss of substance
If substrate reuse is implemented, then loss of substance and cost are reduced, but manufacturing precision and reliability may deteriorate
Solution Approach 1:
The patent implements substrate reuse by recovering and cleaning Si substrates after wire fabrication. The sol-gel layer and catalyst are removed, and substrates are prepared for subsequent processing cycles. This recovery process reduces substrate material loss and cost while maintaining patterning precision through consistent sol-gel deposition and electrodeposition parameters on reused substrates
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables the fabrication of Si microwire arrays with comparable electrical performance to traditional methods but with reduced energy consumption and costs, enhancing scalability and efficiency in photovoltaic device manufacturing.
Implementation Method 1
etching the sol-gel layer in hydrofluoric acid
Implementation Method 2
electrodepositing a catalyst into patterned openings
Implementation Method 3
growing a set of semiconductor structures on the substrate, wherein the semiconductor structure growth is supported by a catalyst deposited in the openings
Data Source
AI summary
The disclosure provides methods of manufacturing semiconductive structures using stamping and VLS techniques.