Sense Amplifier Column Redundancy via Universal Read Line
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory technologies face challenges in achieving die savings and simplified control logic and read-line routing, as seen in sense-amplifier shifting and I/O shifting redundancy schemes, which either complicate control logic or require excessive die area.
Innovation Solution
A column redundancy scheme that uses a single generic column, where columns are classified by word types and organized into load line sets, allowing each sense amplifier to share a load line, with a generic redundant column replacing any defective column type, thereby achieving die savings and simplified routing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If sense-amplifier shifting redundancy is used, then column redundancy is achieved, but control logic and read-line routing become complicated
Solution Approach 1:
The patent implements a universal read line that can be shared by multiple sense amplifiers across different column types. Instead of dedicating separate read lines to even and odd columns, a single read line is configured to receive signals from any column type through multiplexer routing, thereby simplifying the read-line routing infrastructure while maintaining full redundancy capability.
Solution Approach 2:
The patent merges the previously separate read-line routing paths for even and odd columns into a single unified read line. By combining these routing paths and using multiplexers to dynamically connect the appropriate column to the read line, the design reduces routing complexity and eliminates the need for separate dedicated read lines for each column type.
2Device complexity
If I/O shifting redundancy is used, then control logic is simplified, but die area increases due to excessive redundant columns
Solution Approach 1:
The patent creates a universal redundant column structure that can serve multiple column types. Instead of implementing separate redundant columns specifically for even columns and separately for odd columns, a single redundant column is designed to be universally applicable to any column type through multiplexer-controlled routing, thereby reducing the total number of redundant columns needed while maintaining full redundancy coverage.
Solution Approach 2:
The patent changes the routing parameters dynamically through multiplexer control signals. By using control logic to switch the connection between the read line and different column types, the system can adaptively route signals from any column type (even, odd, or redundant) through a single read line, eliminating the need for physically separate routing infrastructure for each column type and reducing die area.
3Reliability
If redundant columns are provided for each word type, then column redundancy is achieved, but die area increases
Solution Approach 1:
The patent implements a universal redundant column that can replace any defective column regardless of its type (even or odd). Through multiplexer-controlled routing, a single redundant column structure is configured to serve multiple column types, eliminating the need to provision separate redundant columns for each word type and thereby reducing the overall die area while maintaining complete redundancy coverage.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A memory includes a redundant sense amplifier (315) and a plurality of sense amplifier pairs (302, 305). Each sense amplifier pair includes a first sense amplifier (302) and a second sense amplifier (305). Each sense amplifier pair drives a common load line (Load Line [1, 2,.., 32]). The memory is configured to implement column redundancy using a single redundant sense amplifier without requiring local read lines for each sense amplifier.