Distributed Sense Amplifier Driver Layout for Memory Devices

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional semiconductor memory device layouts face challenges in maintaining manufacturing tolerances and chip size due to the difficulty in conforming to design rules when both supply and ground voltage drivers are included in sense amplifier blocks, leading to increased chip size from necessary expansions for manufacturing margins.

Innovation Solution

The layout divides and distributes the ground voltage and supply voltage drivers into multiple components, alternately arranging them across sense amplifier blocks to enhance driving performance while maintaining manufacturing margins without expanding the chip size.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If both supply voltage driver and ground voltage driver are included in each sense amplifier block, then driving efficiency of bit line sense amplifier is improved, but manufacturing precision deteriorates due to difficulty in maintaining margins between N-well region and N-active region

Engineering Contradiction:
Improvedriving efficiencyVSAvoidmanufacturing margin
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The sense amplifier blocks are divided into two types: first sense amplifier blocks containing only ground voltage drivers, and second sense amplifier blocks containing only supply voltage drivers. This segmentation allows each block to have sufficient manufacturing margins while collectively providing both driving functions across the memory device.

Inventive Principle:
Principle #1Segmentation

2Productivity

If both supply voltage driver and ground voltage driver are included in each sense amplifier block, then driving efficiency is improved, but device complexity increases making it difficult to conform to design rules

Engineering Contradiction:
Improvedriving efficiencyVSAvoidlayout complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The drivers are segmented across different sense amplifier block types. Each block type has a simplified, uniform layout containing only one driver type, reducing individual block complexity while achieving complete driving functionality at the system level.

Inventive Principle:
Principle #1Segmentation

3Manufacturing precision

If sense amplifier block is expanded to obtain necessary manufacturing margin, then manufacturing precision is improved, but area of memory device increases

Engineering Contradiction:
Improvemanufacturing marginVSAvoidchip size
Core Design Contradiction:
Manufacturing precisionVSArea of stationary object

Solution Approach 1:

Instead of expanding each sense amplifier block, the invention segments the drivers across different block types. This allows each block to maintain compact dimensions while the overall device achieves sufficient manufacturing margins through the distributed architecture.

Inventive Principle:
Principle #1Segmentation

4Productivity

If ground voltage driver is divided and arranged in each sense amplifier block, then driving efficiency is improved, but difficulty in maintaining manufacturing margins increases

Engineering Contradiction:
Improvedriving efficiencyVSAvoidmanufacturing margin
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The ground voltage drivers are segmented and placed only in first sense amplifier blocks, while supply voltage drivers are placed only in second sense amplifier blocks. This segmentation prevents the interaction between N-well and N-active regions in the same block, maintaining manufacturing margins while preserving driving efficiency.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS7403443B2Layout for distributed sense amplifier driver in memory device
Publication Date: 2008.07.22 SAMSUNG ELECTRONICS CO LTD
  • US7403443B2 patent drawing
  • US7403443B2 patent drawing
  • US7403443B2 patent drawing

AI summary

A semiconductor memory device is disclosed having a layout including, alternating pluralities of memory cell arrays and word line driving blocks arranged next to alternating pluralities of sense amplifier blocks and conjunction blocks, such that each sense amplifier block is located lateral to a corresponding memory cell array, and each conjunction block is located lateral to a corresponding word line driving block. Each sense amplifier block alternately includes one of a supply voltage driver and a ground voltage driver.