Sense Amplifier Latch Control for Memory Power Efficiency

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Current semiconductor memory apparatuses face challenges in efficiently amplifying and maintaining voltage levels between bit lines and bit line bars during data transfer operations, which affects data transfer speed and power consumption.

Innovation Solution

A sense amplifier with a latch type sense unit that detects voltage differences between bit lines and bit line bars, and a latch control signal generation circuit that manages the connection and disconnection of bit lines to output nodes based on control signals, allowing for selective amplification and maintenance of voltage levels during data transfer.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the sense amplifier continuously amplifies voltage levels during data transfer operations, then data transfer speed is improved, but power consumption increases

Engineering Contradiction:

Improvedata transfer speedVSAvoidpower consumption

Core Design Contradiction:

SpeedVSUse of energy by moving object

Solution Approach 1:

The sense amplifier operates in periodic cycles: during write operations, the latch connection unit disconnects the bit line from the latch output node to prevent continuous amplification and reduce power consumption; during read operations, the connection is established to enable amplification when needed. This periodic switching resolves the contradiction by enabling amplification only when necessary for data transfer.

Inventive Principle:

Principle #19Periodic action

Solution Approach 2:

The patent employs dynamic control of the latch connection unit that adjusts the electrical connection state between bit line and latch output node based on operation type (write vs. read). During write operations, the connection is dynamically disconnected to prevent unnecessary amplification, while during read operations, it is connected to enable amplification. This dynamic adaptability resolves the speed-power contradiction.

Inventive Principle:

Principle #15Dynamics

2Use of energy by moving object

If the sense amplifier operates independently during write operations, then power consumption is reduced, but data transfer efficiency may be affected

Engineering Contradiction:

Improvepower consumptionVSAvoiddata transfer efficiency

Core Design Contradiction:

Use of energy by moving objectVSProductivity

Solution Approach 1:

The sense amplifier is segmented into functionally independent units: the latch sense unit for voltage detection and amplification, and the latch connection unit for selective connection/disconnection. During write operations, the connection unit can be independently controlled to disconnect from the bit line, allowing the sense amplifier to operate independently and consume less power without affecting write efficiency.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The latch connection unit extracts the connection control function from the main sense amplification path, allowing independent operation of the sense amplifier during write operations. By separating the connection control from the amplification function, the system can reduce power consumption during writes while maintaining data transfer efficiency through proper timing control.

Inventive Principle:

Principle #2Taking out (Extraction)

Data Source

PatentUS10566035B2Sense amplifier and semiconductor memory apparatus using the sense amplifier

Publication Date: 2020.02.18 SK HYNIX INC

AI summary

A sense amplifier includes a latch type sense unit that detects a voltage difference between a bit line and a bit line bar and causes a voltage difference between a first latch output node and a second latch output node. The sense amplifier further includes a first latch connection unit that electrically connects the bit line to and disconnects the bit line from the first latch output node.