Sense Amplifier Dummy Load Switching for Offset Voltage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing sense amplifiers in semiconductor memory devices face challenges in reducing offset voltage variation, which affects their ability to correctly read memory cell data, especially at low power supply voltages and high-speed operations, due to manufacturing variability and asymmetry in circuit design.
Innovation Solution
A sense amplifier design that includes a differential amplifier circuit with a dummy load capable of switching between two capacitance values in response to a control signal, intentionally setting the systematic offset to one polarity and adjusting the random offset component to reduce overall offset voltage variation, allowing for a smaller offset and wider operation margin.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If the sense amplifier is designed with complete symmetry to reduce offset voltage, then manufacturing precision is improved, but device complexity increases
Solution Approach 1:
The patent intentionally introduces asymmetry by adding a dummy load to one side of the differential amplifier circuit. This dummy load compensates for systematic offset caused by manufacturing asymmetries, allowing the circuit to achieve low offset voltage without requiring complete symmetry in all components. The asymmetry principle resolves the contradiction by deliberately creating controlled asymmetry to counteract unwanted asymmetries.
Solution Approach 2:
The patent changes the capacitance parameter of the dummy load to adjust the offset voltage characteristics. By varying the capacitance value of the dummy load, the systematic offset can be compensated without redesigning the entire circuit layout. This parameter adjustment approach allows manufacturing precision improvement while maintaining relatively simple circuit structure.
2Manufacturing precision
If transistor size is increased to reduce random offset variation, then manufacturing precision is improved, but area of the sense amplifier increases
Solution Approach 1:
The patent segments the offset compensation function into two parts: systematic offset is compensated by the dummy load, while random offset is handled by the differential amplifier transistors. This segmentation allows the transistors to be sized appropriately for their specific function rather than being oversized to compensate for both types of offset, thereby reducing the overall area while maintaining manufacturing precision.
Solution Approach 2:
The dummy load acts as an intermediary element that specifically addresses systematic offset compensation. By introducing this intermediary component, the main differential amplifier transistors can be optimized for their primary function without needing excessive size margins for random offset compensation, thus reducing the total sense amplifier area while maintaining precision.
3Productivity
If the differential amplifier operates with small voltage difference between signal lines, then productivity is improved through early operation start, but reliability decreases due to offset voltage errors
Solution Approach 1:
The patent applies preliminary action by pre-charging the bit lines to equal voltage levels before the differential amplifier begins operation. This preliminary equalization ensures that when the amplifier starts operating early, the voltage difference between signal lines is minimized but accurate, allowing high-speed operation without offset voltage errors affecting reliability. The pre-charge phase prepares the circuit for immediate accurate amplification.
Solution Approach 2:
The patent implements feedback through the dummy load configuration that continuously counteracts offset voltage effects during operation. The dummy load creates a feedback mechanism that compensates for offset errors in real-time, allowing the differential amplifier to operate with small voltage differences while maintaining data reading accuracy. This feedback ensures reliability even when operating at high speeds with minimal voltage margins.
Data Source
AI summary
A sense amplifier comprises: a differential amplifier circuit configured to generate an amplified signal depending on a difference in voltage between bit lines; an output circuit receiving the amplified signal; and a load. The differential amplifier circuit comprises: a first output node supplying the amplified signal to the output circuit; and a second output node symmetrically placed with respect to the first output node and connected to the load. The output circuit comprises an output terminal for outputting an output signal generated based on the amplified signal. In response to a control signal, the load switches between a first capacitance value with which an offset voltage at the output terminal becomes a first voltage and a second capacitance value with which the offset voltage becomes a second voltage