Sense Amplifier Switching for Multilevel DRAM Read Accuracy
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current multilevel memory technologies face challenges in efficiently reading and writing multibit data in one-transistor one-capacitor DRAM cells, particularly in accurately detecting slight potential changes and managing leakage currents, which affect reading accuracy and storage reliability.
Innovation Solution
The electronic device incorporates a novel circuit configuration with multiple sense amplifier regions and switching elements that allow for precise control of bit line connections and potential levels, enabling high-speed reading and writing of multilevel data by isolating and connecting sense amplifiers based on output signals, and using a transistor with an oxide semiconductor to minimize leakage current.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If multiple sense amplifiers are electrically connected to the bit line simultaneously, then reading speed is improved, but leakage current increases and reading accuracy deteriorates
Solution Approach 1:
The patent implements dynamic control of sense amplifier connections to the bit line. Switching elements selectively connect or isolate sense amplifiers based on the specific read operation being performed. This dynamic configuration allows the system to optimize between speed and accuracy: when high speed is needed, multiple amplifiers can be connected; when high accuracy is needed, fewer amplifiers are connected to minimize leakage current impact on the detected potential changes.
2Loss of energy
If sense amplifiers are electrically isolated from each other, then leakage current is reduced, but circuit complexity increases
Solution Approach 1:
The patent divides the sense amplifier system into multiple independently controllable units, each with its own switching element. This segmentation allows selective isolation of individual amplifiers or groups of amplifiers from the bit line and from each other. The switching elements act as isolation gates, enabling the system to minimize leakage current by isolating only the necessary amplifiers while keeping others disconnected, thus managing energy loss without requiring complete isolation of the entire amplifier array.
3Loss of energy
If oxide semiconductor transistor is used, then leakage current is minimized, but manufacturing precision requirements increase
Solution Approach 1:
The patent specifies particular parameter ranges for the oxide semiconductor transistor to optimize the balance between leakage current reduction and manufacturability. Key parameters include the thickness of the oxide semiconductor layer (5 nm to 50 nm), the doping concentration, and the gate oxide thickness. By controlling these parameters within defined ranges, the patent achieves sufficiently low leakage current while maintaining compatibility with existing semiconductor manufacturing processes, avoiding excessive precision requirements that would make production impractical.
Data Source
AI summary
Provided is an electronic device including a circuit for reading data from a memory cell that can store multilevel data. The electronic device includes a memory cell array region, N sense amplifier regions, and switching elements. The memory cell array region includes memory cells that store, when (N+1)-level data is stored, the (N+1)-level data as different potentials. Each of the N sense amplifier regions compares a read potential, which depends on a charge released to a bit line and a wiring or the like connected thereto, with a reference potential and performs amplification. Each of the switching elements electrically isolates a sense amplifier region from the other sense amplifier regions after all of the N sense amplifier regions are electrically connected to the bit line. Each of the sense amplifier regions can output a write potential to the bit line.