Sense Amplifier Voltage Compensation for Memory Noise Tolerance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The sensitivity amplifier in memory devices experiences deviations in logic 1 and logic 0 threshold verification due to conductivity differences between N-type and P-type transistors, leading to mismatch noise and varying noise tolerance during signal amplification.
Innovation Solution
A sensitivity amplifier design with two inverters and switch units, where the voltage levels of the high-voltage and low-voltage signal terminals are adjusted to compensate for conductivity differences, allowing the amplifier to operate on different power rails during noise elimination and amplification stages, ensuring that bit line and inverted bit line voltages remain closer to mid-voltage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Object-affected harmful factors
If a noise reduction transistor is added to the latch to reduce mismatch noise, then noise reduction is improved, but voltage deviation between bit line and inverted bit line increases, causing threshold verification errors
Solution Approach 1:
The sense amplifier is divided into two independent inverters, each with its own power supply terminals. The first inverter uses first high-voltage and first low-voltage terminals, while the second inverter uses second high-voltage and second low-voltage terminals. This segmentation allows independent voltage control for each inverter, enabling compensation of voltage deviations without adding noise reduction transistors that would cause threshold verification errors.
Solution Approach 2:
The patent applies different voltage levels to the high-voltage and low-voltage terminals of the two inverters based on conductivity characteristics. When N-type transistor conductivity is less than P-type transistor conductivity, the first high-voltage terminal voltage is set greater than the second high-voltage terminal voltage, and the first low-voltage terminal voltage is set greater than the second low-voltage terminal voltage. This parameter adjustment compensates for voltage deviations and maintains accurate threshold verification.
2Measurement precision
If conductivity differences between N-type and P-type transistors are compensated, then threshold verification accuracy is improved, but device complexity increases
Solution Approach 1:
The two inverters share common power supply terminals (first high-voltage terminal, first low-voltage terminal, second high-voltage terminal, second low-voltage terminal) that can be independently controlled. This universal design allows the same inverter structure to serve multiple functions: normal operation, noise reduction, and voltage compensation, without requiring separate dedicated circuits for each function.
Solution Approach 2:
The patent employs dynamic voltage adjustment where the voltage levels of the high-voltage and low-voltage terminals are changed based on the operational requirements and conductivity characteristics. The control unit dynamically sets the voltage levels to compensate for transistor conductivity differences, allowing the system to adapt to varying conditions without increasing structural complexity.
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
The present disclosure describes a sensitivity amplifier in the field of storage technology. The sensitivity amplifier includes: a first inverter, a second inverter, a first switch unit, a second switch unit, a third switch unit, a fourth switch unit, a fifth switch unit, the sixth switch unit, the seventh switch unit, and the eighth switch unit. The sensitivity amplifier can control the fifth switch unit, the sixth switch unit, the seventh switch unit, and the eighth switch unit to turn on or off, so that the sensitivity amplifier works in two different power rails, to achieve reduction of the static operating point deviation of the sensitivity amplifier during the noise cancellation stage.