Sensor Clock Synchronization via Embedded Timing Markers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Electronic devices with multiple sensors face challenges in synchronizing data transmission to a host processor without increasing complexity, cost, and power consumption, as existing methods often require dedicated timing and synchronization channels.

Innovation Solution

A system where the host processor adjusts the sensor's timing operation by measuring the elapsed time between marker signals and transmitting adjustment signals to synchronize the sensor's clock with its own clock, eliminating the need for dedicated synchronization channels.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If dedicated timing and synchronization channels are used between sensors and host processor, then synchronization accuracy is improved, but device complexity and cost increase

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidsystem complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent extracts the timing measurement function from dedicated synchronization hardware and relocates it to the data transmission channel itself. By embedding timing information within the existing data stream and processing it through software algorithms, the system eliminates the need for separate timing channels while maintaining synchronization accuracy.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The existing data transmission channel is made multi-functional by simultaneously carrying both data and timing information. The same communication interface used for sensor data transmission also conveys timing markers and synchronization information, eliminating the need for dedicated timing hardware and reducing overall system complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Measurement precision

If dedicated timing and synchronization channels are used between sensors and host processor, then synchronization accuracy is improved, but power consumption increases

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidpower consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The patent removes dedicated timing signal generation and transmission hardware, extracting only the essential timing measurement function to be performed through software processing of existing data channels. This elimination of dedicated timing hardware directly reduces power consumption while maintaining synchronization capability.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent merges timing signal transmission with data transmission by embedding timing markers within the data stream. This consolidation eliminates separate timing channels and their associated power consumption, while the combined channel continues to provide both data and synchronization functions.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If multiple dedicated connection lines are provided between sensors and host processor, then synchronization reliability is improved, but available space for other components decreases

Engineering Contradiction:
Improvesynchronization reliabilityVSAvoidavailable space
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent makes the data transmission channel universal by enabling it to simultaneously carry data, timing markers, and synchronization information. This multi-functionality eliminates the need for separate dedicated timing and synchronization connection lines, freeing up physical space while maintaining synchronization reliability through software-based timing measurement.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11463230B1Accurate period measurement and synchronization through sensor stream interface
Publication Date: 2022.10.04 APPLE INC
  • US11463230B1 patent drawing
  • US11463230B1 patent drawing
  • US11463230B1 patent drawing

AI summary

Disclosed herein are systems, methods, and devices for sensor systems, in which one or more sensors are linked with a host processor. The sensors may transmit a sequence of frames, such as video frames to the host processor. The methods may include determining and/or adjusting a period or frequency of a first clock or oscillator in a sensor device, based on two signals applied by the sensor to a sequence of frames. The host processor may use its own clock or oscillator to determine an elapsed time between the two signals to determine the period or frequency of the first clock and may apply an adjustment to the sensor's clock. Other embodiments are directed to sensor systems in which two or more sensors may transmit respective sequences of frames to the host processor. The methods may provide the host processor a means to synchronize transmission of the frames from the sensors. The systems, methods, and devices may avoid the need for dedicated timing or synchronization lines.