Displacement Sensor Excitation with Intermediate Buffer Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional systems for generating excitation signals in controller-driven devices face high direct memory access utilization and congestion due to the high frequency data transfer, which limits the functionality of serial peripheral interfaces and central processing units, particularly in applications requiring multiple functions.
Innovation Solution
Implementing an intermediate control module with a non-volatile memory and glue logic to store lookup tables externally, allowing the digital to analog converter to operate independently from the main control device, reducing the need for direct memory access and freeing up serial peripheral interfaces for other tasks.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If data is transferred at high frequency from controller to digital to analog converter, then excitation signal generation is achieved, but direct memory access becomes congested and unable to service other requests
Solution Approach 1:
The system segments the data transfer function by introducing an intermediate buffer memory that handles the high-frequency data transfer independently from the main controller's direct memory access module. This allows the DMA to service other requests while the buffer memory handles excitation data transfer.
Solution Approach 2:
An intermediate buffer memory acts as a mediator between the controller and digital to analog converter. It receives excitation data from the controller at high frequency and supplies it to the DAC, eliminating the need for continuous DMA intervention and preventing DMA congestion.
2Reliability
If serial peripheral interface ports are dedicated to waveform preloading, then waveform data transfer is ensured, but other functions requiring serial interface are limited
Solution Approach 1:
The system separates the waveform data transfer function from the main serial peripheral interface by using a dedicated buffer memory and separate data path. This allows the SPI to be freed for other functions while waveform preloading continues through the buffer memory interface.
Solution Approach 2:
The serial peripheral interface is made multi-functional by freeing it from dedicated waveform preloading duty. It can now serve both waveform data transfer and other communication functions simultaneously, increasing system versatility.
3Speed
If controller is configured for high frequency data transfer, then excitation generation is achieved, but controller complexity and resource requirements increase
Solution Approach 1:
The system extracts the high-frequency data transfer burden from the main controller by introducing an intermediate buffer memory. The controller only needs to load data at lower frequency into the buffer, while the buffer handles the high-frequency supply to the DAC, reducing controller complexity.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
In accordance with at least one aspect of this disclosure, a system includes a main control device (102), including one or more of: a serial peripheral interface (104), a direct memory access, a central processing unit, a timing peripheral module (110), and/or a variable peripheral module (112), configured to output one or more excitation signals to a displacement measuring device, and an intermediate control module (118) operatively connected between the main control device (102) and the displacement measuring device configured to control communication of the one or more control signals from the main control device (102) to the displacement measuring device based at least in part on a timing control signal from the timing peripheral module (110).