Multi-Level Memory Safety for Sensor ICs
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Corrupted non-functional logic bits in sensor integrated circuits can interfere with functional circuitry, leading to failures, due to factors like power interruptions, static faults, and digital aging, which existing technologies fail to adequately address.
Innovation Solution
A multi-level memory safety system that loads a blocking bit from non-volatile memory into volatile memory and uses a gating circuit to provide a default value, preventing corrupted non-functional logic bits from affecting functional circuits, with error correction mechanisms to ensure data integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If non-functional logic bits are used in sensor integrated circuits, then the circuit can perform testing, debugging, and calibration operations, but the non-functional logic bits may become corrupted and interfere with functional circuitry
Solution Approach 1:
The patent segments the logic bits into functional logic (used during normal operation) and non-functional logic (used during testing and calibration). This segmentation allows independent management of each type, enabling corruption protection mechanisms to be applied specifically to non-functional logic without affecting functional logic operations.
Solution Approach 2:
The patent introduces blocking bits as intermediary elements that control the interaction between non-functional logic and functional circuitry. These blocking bits act as gatekeepers, preventing corrupted non-functional logic from interfering with functional operations while still allowing access when appropriate.
2Use of energy by moving object
If blocking bits are stored only in non-volatile memory, then power consumption is reduced, but data integrity cannot be ensured during power interruptions
Solution Approach 1:
The patent merges non-volatile memory (for persistent storage) and volatile memory (for data integrity protection) into a dual-memory system. The blocking bits are stored in both memory types, with the volatile memory serving as a protected backup that can restore critical data if corruption occurs in non-volatile memory.
Solution Approach 2:
The patent implements beforehand cushioning by storing redundant copies of blocking bits in volatile memory before power interruptions can occur. This preparatory measure ensures that even if power is lost or corruption occurs, the system has pre-positioned backup data to maintain integrity.
3Reliability
If blocking bits are stored in both non-volatile and volatile memory, then data integrity is improved, but device complexity increases
Solution Approach 1:
The patent applies local quality by implementing different storage characteristics in different parts of the memory system. Non-volatile memory provides persistent storage while volatile memory provides protected backup storage. Each memory type serves its specific purpose, creating a differentiated but coordinated system that balances integrity and complexity.
Data Source
AI summary
A method for multi-level memory safety for a sensor integrated circuit can include loading a blocking bit into a volatile memory from a non-volatile memory and providing the blocking bit to a gating circuit from the volatile memory. Further, the method may include the gating circuit determining whether to provide a default value to a functional logic based upon the provided blocking bit.