Biological Sensor Memory Buffering for Low-Power Page Writes
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing biological sensors face increased power consumption in processors due to varying memory command specifications, whether the MPU controls data writing or the integrated circuit does, necessitating redesigns.
Innovation Solution
A data processing device with a controller that transfers data to a buffer and outputs a trigger signal, a processor that transmits a write command based on the trigger, and a memory that writes data in units of pages, reducing processor power consumption by allowing asynchronous data transfer and command specification flexibility.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the MPU controls the data writing process to the memory, then various memory command specifications can be implemented by modifying the program, but the utilization rate of the MPU increases leading to increased power consumption
Solution Approach 1:
The patent introduces a controller as an intermediary component between the MPU and the memory. The controller handles the data transfer and write operations to the memory, while the MPU only needs to issue simple write commands. This mediator approach allows the system to support various memory specifications without increasing MPU utilization and power consumption.
Solution Approach 2:
The patent divides the data writing function into two separate components: the controller handles the actual data transfer and memory write operations, while the MPU only manages high-level command issuance. This segmentation reduces the processing burden on the MPU and lowers its power consumption while maintaining adaptability to different memory specifications through the controller.
2Use of energy by moving object
If the integrated circuit writes data to memory without using the MPU, then processor power consumption increases are reduced, but the memory must have fixed command specifications requiring redesign of the integrated circuit
Solution Approach 1:
The controller is designed with multi-functional capabilities to handle various memory command specifications. It can adapt to different memory types (such as FIFO, LIFO, and other buffer structures) and command formats without requiring redesign. This universal design allows the integrated circuit to maintain low power consumption while supporting flexible memory configurations.
Solution Approach 2:
The controller can change its operational parameters and control strategies based on the specific memory specification being used. By adjusting its internal control logic and communication protocols, the controller adapts to different memory types and command structures without requiring hardware redesign, thus maintaining both low power consumption and specification flexibility.
3Ease of operation
If data is transferred synchronously with processor control, then data writing is simple to control, but the processor must remain active increasing power consumption
Solution Approach 1:
The controller is designed to autonomously handle the data transfer process without requiring continuous processor intervention. Once the MPU issues a write command, the controller independently manages the data transfer to the memory, performs error checking, and handles buffer management. This self-service capability allows the MPU to enter low-power states while maintaining simple control through periodic command issuance.
Data Source
AI summary
The data processing device includes a memory, a controller, and a processor. The memory includes a first buffer and a memory array, and writes data held in the first buffer to the memory array based on receiving a write command. The controller transfers data received from outside to the first buffer, and outputs a trigger signal based on the transfer of a predetermined amount of data to the first buffer. The processor transmits a write command to the memory based on receiving the trigger signal. Thus, even in a case where one of memories having various command specifications is implemented in the data processing device, the data can be written into the memory while reducing an increase in power consumption of the processor.