Separate Pass Gate Sense Amplifier for DRAM Bit Line Isolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional DRAM sense amplifiers experience signal loss, read bump, and incomplete write conditions due to capacitive coupling between bit lines, leading to longer sensing periods and inefficient data access operations.
Innovation Solution
The implementation of a sense amplifier circuit with separate column select lines, which maintains the reference bit line at a desired pre-charge voltage during read access and performs an early write operation, thereby isolating bit lines to prevent signal loss and optimize access times.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If conventional sense amplifier uses shared control lines for bit lines, then device complexity is reduced, but signal loss occurs due to capacitive coupling between bit lines
Solution Approach 1:
The patent divides the control mechanism into separate segments by providing independent control lines (first control line and second control line) for each bit line. This segmentation allows independent control of bit lines, preventing capacitive coupling interference while maintaining manageable device complexity through modular control structure.
Solution Approach 2:
The patent introduces separate control lines as intermediary elements between the control logic and bit lines. These intermediary control lines enable precise independent control of each bit line, acting as mediators that prevent direct capacitive coupling between bit lines while maintaining control functionality.
2Ease of operation
If conventional sense amplifier allows bit lines to couple during read access, then circuit operation is simplified, but read bump occurs extending sensing period
Solution Approach 1:
The patent segments the bit line control by providing separate control lines for each bit line, enabling independent timing control. This allows the first bit line to be isolated from the pre-charge voltage during read access while the second bit line maintains pre-charge, preventing read bump and reducing sensing period without complicating circuit operation.
Solution Approach 2:
The patent implements preliminary isolation of the first bit line from pre-charge voltage before the read operation begins. By deactivating the first control line to isolate the first bit line in advance, the circuit prevents capacitive coupling that would cause read bump, thereby reducing sensing period while maintaining simple circuit operation.
3Device complexity
If conventional sense amplifier uses shared control lines, then device structure is simplified, but write operation completeness is compromised
Solution Approach 1:
The patent segments write control into separate independent control lines for each bit line. During write operations, this segmentation allows one bit line to be isolated while the other receives the write signal, ensuring complete write operation by preventing interference and signal loss that would occur with shared control lines.
Solution Approach 2:
The patent implements preliminary isolation of the bit line that will receive the write signal by deactivating its control line before the write operation. This preliminary action ensures that the write signal is not lost due to capacitive coupling, guaranteeing write operation completeness while maintaining simplified device structure through the systematic control line management.
4Loss of energy
If bit lines are isolated during read access, then signal loss is prevented, but device complexity increases
Solution Approach 1:
The patent applies segmentation by dividing control into separate independent control lines for each bit line. This segmentation prevents capacitive coupling and signal loss by allowing independent control of each bit line's connection to pre-charge voltage, while the modular nature of segmented control keeps device complexity manageable.
Solution Approach 2:
The separate control lines serve multiple functions: they prevent signal loss during read operations, enable independent timing control, and provide flexibility for different operation modes. This multi-functionality justifies the increased device complexity by delivering multiple benefits from the same structural change.
Data Source
AI summary
A memory system that includes a first bit line coupled to a first set of dynamic random access memory (DRAM) cells, a second (complementary) bit line coupled to a second set of DRAM cells, and a sense amplifier coupled to the first and second bit lines. The sense amplifier includes a pair of cross-coupled inverters (or a similar latching circuit) coupled between the first and second bit lines, as well as a first select transistor coupling the first bit line to a first global bit line, and a second select transistor coupling the second bit line to a second global bit line. The first and second select transistors are independently controlled, thereby enabling improved read and write access sequences to be implemented, whereby signal loss associated with bit line coupling is eliminated, ‘read bump’ conditions are eliminated, and late write conditions are eliminated.