Separate Read-Only and Write-Read Caches for Memory Subsystems

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory sub-systems face performance issues due to the use of a single cache for both read and write operations, leading to decreased performance and increased wear on memory components, especially when handling different memory access workloads with varying latencies and data hazards.

Innovation Solution

Implementing separate read-only and write-read caches in a memory sub-system, with content-addressable memories and outstanding command queues to manage requests efficiently, allowing for faster data access and reduced requests to the backing store, thereby improving endurance and performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single cache is used for both read and write operations, then device complexity is reduced, but performance deteriorates due to increased latency and data hazards

Engineering Contradiction:
Improvecache structureVSAvoidmemory access performance
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The patent divides the single cache into two separate caches: a read-only cache and a write-read cache. This segmentation allows independent optimization of read and write operations, eliminating data hazards between read and write accesses while maintaining separate caching policies for each operation type, thereby improving overall memory access performance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent combines the read-only cache and write-read cache into a unified cache system managed by a single controller. This merging allows coordinated management of both cache types, enabling the system to benefit from separate caching strategies while avoiding the complexity of completely independent cache systems.

Inventive Principle:
Principle #5Merging (Combining)

2Device complexity

If a single cache is used for both read and write operations, then device complexity is reduced, but memory component wear increases due to excessive requests to the backing store

Engineering Contradiction:
Improvecache structureVSAvoidmemory component endurance
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

By segmenting the cache into read-only and write-read portions, the patent enables more efficient caching of write operations. The write-read cache can store dirty data that has been modified but not yet written to the backing store, reducing the frequency of write requests to the memory components and thereby extending their endurance.

Inventive Principle:
Principle #1Segmentation

3Speed

If separate read-only and write-read caches are implemented, then data access speed is improved, but device complexity increases

Engineering Contradiction:
Improvedata access speedVSAvoidcache structure
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent implements segmentation by creating separate read-only and write-read caches, each optimized for their specific operation types. This allows faster access speeds for both reads and writes while managing complexity through a unified controller that coordinates both cache structures.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The unified cache controller provides multi-functional management, handling both read-only cache operations and write-read cache operations through a single control unit. This universal approach maintains improved access speeds while reducing the complexity that would arise from having completely separate control mechanisms.

Inventive Principle:
Principle #6Universality (Multi-functionality)

4Reliability

If separate read-only and write-read caches are implemented, then requests to the backing store are reduced, but manufacturing complexity increases

Engineering Contradiction:
Improvememory component enduranceVSAvoidcache system implementation
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent merges the management of read-only and write-read caches under a single controller, simplifying the manufacturing process compared to implementing completely independent cache systems. The unified controller can be integrated into the existing memory sub-system architecture, reducing manufacturing complexity while still achieving reduced backing store requests through efficient write caching.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11914520B2Separate read-only cache and write-read cache in a memory sub-system
Publication Date: 2024.02.27 MICRON TECHNOLOGY INC
  • US11914520B2 patent drawing
  • US11914520B2 patent drawing
  • US11914520B2 patent drawing

AI summary

A determination can be made of a type of memory access workload for an application. A determination can be made whether the memory access workload for the application is associated with sequential read operations. The data associated with the application can be stored at one of a cache of a first type or another cache of a second type based on the determination of whether the memory workload for the application is associated with sequential read operations.