Sequencing Chip Loading Control for Safe Interruptible Processing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing sequencing platforms face challenges in accommodating larger and/or more solid substrates while maintaining efficiency and flexibility due to limitations in signal detection module performance and platform design.
Innovation Solution
A method and apparatus for controlling chip loading that allows flexible loading and unloading of chips based on project state monitoring, enabling parallel execution of projects on multiple chips by identifying interruptible nodes and interference-permissible states.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the number of solid substrates or designated surfaces is increased to increase throughput, then the amount of sequencing data obtained is improved, but the volume and/or weight of the sequencing platform increases
Solution Approach 1:
The patent divides the chip loading process into separate modules: a carrying module for physical transport and a control module for managing multiple chips. This segmentation allows the system to handle multiple solid substrates independently without requiring a monolithic increase in platform size, as each chip can be managed through the modular carrying module.
Solution Approach 2:
The patent introduces a temporal dimension to chip management by enabling chips to be loaded and unloaded at different times based on project execution status. This allows multiple chips to be processed in parallel across time slots rather than requiring all chips to be physically present simultaneously, effectively increasing throughput without proportionally increasing physical volume.
2Productivity
If the number of solid substrates is increased to increase throughput, then the amount of sequencing data obtained is improved, but the flexibility and operating efficiency of the sequencing platform deteriorates
Solution Approach 1:
The patent implements dynamic chip loading and unloading based on real-time monitoring of project execution status. The carrying module can adaptively load chips when the current chip is in an interference-permissible state and unload chips when projects are complete or interrupted, providing flexible management of multiple solid substrates without rigid constraints on physical configuration.
Solution Approach 2:
The control module continuously monitors the execution status of projects on multiple chips and uses this feedback to determine when to load or unload chips. This feedback mechanism enables the system to adapt to changing project states, maintaining flexibility while managing increased numbers of solid substrates through intelligent decision-making rather than fixed physical arrangements.
3Speed
If chip loading is performed without considering project execution status, then the operation speed is improved, but interference with ongoing projects occurs
Solution Approach 1:
The control module performs preliminary monitoring of project execution status before initiating chip loading operations. By identifying interruptible nodes and interference-permissible states in advance, the system can schedule chip loading to occur only when it will not interfere with ongoing projects, preventing harmful interruptions while maintaining efficient operation.
Solution Approach 2:
The patent allows the carrying module to rapidly load and unload chips when project status permits, effectively skipping or rushing through loading operations during interference-permissible periods. This enables high-speed chip exchange during appropriate time windows without disrupting critical project phases, balancing speed with interference prevention.
Data Source
Figure 1
Figure 2~3
Figure 4
AI summary
A method and apparatus for controlling chip loading, a sequencing system, and a storage medium. When a current chip needs to be loaded, it is detected that another chip is executing a project, then if another chip is in an interference state and there is an unreached interruptible node, the execution situation of the project process of another chip is monitored; when the loading of the current chip has not been ended, it is detected that another chip has reached the interruptible node, and then another chip is caused to enter a safe mode until the loading of the current chip is ended; and the current chip executes a requested project, and another chip continues executing the interrupted project. Thus, another chip that is executing a project is caused to enter a safe mode at an appropriate time, other chips can be loaded flexibly, and multiple chips are loaded at different times and operate together, thereby improving the operation efficiency and industrial practicability of a detection system.