SerDes Link Clock Alignment for Lower Data Latency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current serializer/deserializer (SerDes) links face challenges in reducing data latency while maintaining reliability, as they prioritize data throughput over latency reduction.
Innovation Solution
The proposed solution involves generating bit and byte clock signals, using a double buffer circuit for deserialization, and adjusting the system clock to align with the slowest data lane, allowing data transfer based on the byte clock signal without reliance on the bit clock, and employing a locked-loop circuit for clock synchronization.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional SerDes links prioritize data throughput and reliability, then data reliability is improved, but data latency increases
Solution Approach 1:
The patent applies preliminary action by pre-aligning the system clock to the slowest data lane before data transfer begins. This advance timing adjustment ensures that all lanes are synchronized to the same reference point, eliminating the need for waiting periods and reducing overall data latency while maintaining reliability through proper synchronization.
2Measurement precision
If SerDes links use traditional clocking schemes with bit clock dependency, then data alignment is maintained, but data transfer speed decreases
Solution Approach 1:
The patent extracts the byte clock signal from its traditional subordinate role and makes it the primary timing reference for data transfer operations. By taking out the dependency on bit clock timing and allowing byte clock to independently control data transfers, the system achieves faster data rates while maintaining alignment through the dedicated byte clock synchronization mechanism.
3Device complexity
If SerDes links operate without clock alignment optimization, then system complexity is reduced, but data transfer efficiency decreases
Solution Approach 1:
The patent applies parameter changes by adjusting the system clock timing parameters to align with the slowest lane's data arrival. By modifying the clock phase and timing parameters rather than changing the fundamental system architecture, the patent achieves improved data transfer efficiency while keeping the added complexity minimal and focused on timing control.
Data Source
AI summary
A system for increasing the efficiency of data transfer through a serializer-deserializer (SerDes) link, and for reducing data latency caused by differences between arrival times of the data on the SerDes link and the system clock with which the device operates.