SERDES Testing via Loop-Back Channel Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current testing techniques for serializer/deserializer (SERDES) devices require separate testing of each channel, preventing simultaneous testing of multiple channels using one source of data, which is inefficient and labor-intensive.
Innovation Solution
A system with multiple serialize and deserialize data communication channels, switches, and integrated testing circuitry that enables simultaneous testing of all channels by creating loop-back connections for serial and parallel data, allowing for efficient comparison of input and output test data to determine bit error rates.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If separate testing of each SERDES channel is performed using current techniques, then testing can be completed with existing equipment, but testing time and effort increase significantly due to the need to test each channel individually
Solution Approach 1:
The patent combines multiple SERDES channel testing operations into a single integrated testing process. Multiple channels are tested simultaneously by merging their test data paths and using a unified comparison mechanism, allowing parallel evaluation of multiple channels that were previously tested sequentially.
Solution Approach 2:
The patent creates a universal testing apparatus that can handle multiple SERDES channels through a single comparison unit. The test system is designed to accept data from multiple channels and perform unified comparison operations, making the testing equipment multi-functional rather than requiring separate dedicated test equipment for each channel.
2Productivity
If multiple channels are tested simultaneously using one source of data, then testing efficiency improves, but the device complexity increases due to the need for additional switching and data routing infrastructure
Solution Approach 1:
The patent introduces intermediary switching elements that act as mediators between the multiple SERDES channels and the single comparison unit. These switches route test data from multiple channels to the comparison apparatus in an organized manner, managing the complexity of simultaneous multi-channel testing without requiring a completely redesigned system architecture.
3Measurement precision
If separate test equipment is used for each SERDES channel, then testing accuracy is maintained, but the quantity of test equipment and associated costs increase
Solution Approach 1:
The patent merges multiple separate test equipment functions into a single comparison apparatus that can simultaneously evaluate data from multiple SERDES channels. This consolidation maintains measurement precision by using a unified comparison mechanism while reducing the total quantity of test equipment required.
Data Source
AI summary
The various embodiments of the invention provide an apparatus, system and method of testing a serializer and deserializer data communication apparatus (SERDES). The serializer and deserializer data communication apparatus has a plurality of serialize data communication channels adapted to convert parallel data to serial data and a plurality of deserialize data communication channels adapted to convert serial data to parallel data. An exemplary method provides for coupling an output of a serialize data communication channel and an input of a deserialize data communication channel to provide a serial data loop-back connection and coupling an output of a deserialize data communication channel and an input of a serialize data communication channel to provide a parallel data loop-back connection. Input test data is provided to a first serialize or deserialize data communication channel, and is successively serialized and deserialized through each corresponding serialize data communication channel and deserialize data communication channel to provide output test data. The output test data and the input test data are then compared, with SERDES devices having acceptable or unacceptable bit error rates respectively designated as passed or failed.