Fractional-N PLL Clock Recovery for SerDes Timing Error Decoupling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed digital communications systems face challenges in maintaining accurate sample timing and signal-to-noise ratio due to intersymbol interference and additive noise, particularly as symbol rates increase, leading to inadequate performance in silicon-based CMOS circuit implementations for clock recovery solutions.
Innovation Solution
An integrated digital communications receiver employing a fractional-N phase lock loop with a phase interpolator, phase detector, phase control filter, and frequency control filter is used to generate a clock signal, which reduces sensitivity to nonlinearities and improves clock recovery by minimizing phase and frequency errors, allowing for independent operation of voltage-controlled oscillators.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If symbol rate is increased to improve productivity, then data transmission speed is improved, but intersymbol interference increases making it difficult to determine correct symbols
Solution Approach 1:
The patent applies preliminary action by performing equalization and timing recovery before symbol detection. The receiver uses training sequences and decision-directed equalizers to pre-compensate for channel effects and intersymbol interference, enabling accurate symbol detection even at high symbol rates where ISI would normally prevent reliable detection.
2Measurement precision
If sample rate is increased to improve measurement precision, then signal to noise ratio is improved, but silicon-based CMOS circuit implementations approach device design limits
Solution Approach 1:
The patent applies parameter changes by using adjustable equalizer tap coefficients and adaptive filtering parameters to achieve optimal signal recovery without requiring excessively high sample rates. The system dynamically adjusts equalization parameters based on channel conditions, maintaining measurement precision while operating within CMOS circuit capabilities.
3Measurement precision
If equalization and demodulation techniques are applied to improve symbol detection accuracy, then performance in degraded signals is improved, but timing determination complexity increases
Solution Approach 1:
The patent applies feedback by using decision-directed equalization where detected symbols are fed back to update equalizer coefficients. The timing recovery mechanism also uses feedback from detected symbol timing to adjust sampling phase, simplifying the timing determination process while maintaining high detection accuracy through continuous adaptation.
Data Source
AI summary
An illustrative digital communications receiver and a fractional-N phase lock loop based clock recovery method provide substantially reduced sensitivity to nonlinearities in any included phase interpolators. One receiver embodiment includes: a fractional-N phase lock loop, a phase interpolator, a sampling element, a phase detector, a phase control filter, and a frequency control filter. The phase interpolator applies a controllable phase shift to the clock signal from the frac-N PLL to provide a sampling signal to the sampling element. The phase detector estimates timing error of the sampling signal relative to the analog receive signal. The phase control filter derives a phase control signal for the phase interpolator which operates to minimize a phase component of the estimated timing error. The frequency control filter derives the frequency control signal in a fashion that separately minimizes a frequency offset component of the estimated timing error, reducing the interpolator's phase rotation rate.