SERDES Channel Configuration via Unified Register Map
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional methods for programming serializer/deserializer (SERDES) channels in programmable logic devices require multiple bus transfers for setting changes, making dynamic adjustments burdensome and inefficient, especially during the prototyping phase.
Innovation Solution
An integrated circuit with a system bus that allows writing to SERDES channel registers on an individual, group, or global basis, enabling efficient configuration of SERDES channels through a data port and associated registers, reducing the need for multiple bus transfers by allowing simultaneous settings updates across multiple channels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If byte-based register files are used to control SERDES/PCS settings via system bus, then individual channel configuration is possible, but multiple bus transfers are required for group or all-channel settings changes
Solution Approach 1:
The patent combines multiple register files (individual channel registers, group channel registers, and all-channel registers) into a unified register map structure. This allows the system to select different register addresses based on the desired scope of configuration (individual, group, or all channels), enabling efficient bulk configuration operations while maintaining individual channel control capability.
Solution Approach 2:
The system implements a universal register addressing scheme where the same system bus interface can address different types of registers (individual, group, or all-channel) based on the address selected. This multi-functional approach allows a single bus interface to handle both individual channel configuration and bulk configuration operations without requiring separate dedicated interfaces.
2Reliability
If conventional bitstream reconfiguration is used for SERDES/PCS setting changes, then complete system reconfiguration is achieved, but reconfiguration is required for every setting change including dynamic adjustments
Solution Approach 1:
The patent segments the configuration system into two parts: (1) bitstream loading for initial system configuration and major changes, and (2) register-based configuration for fine-tuning and dynamic adjustments. This segmentation allows the system to use the efficient register interface for routine SERDES/PCS setting changes without requiring complete bitstream reconfiguration, significantly improving configuration speed for dynamic adjustments.
Solution Approach 2:
The system performs preliminary action by loading the complete bitstream configuration initially, which establishes the base configuration for all channels. After this preliminary setup, subsequent SERDES/PCS setting changes can be made efficiently through register writes without requiring additional bitstream loading, enabling fast dynamic adjustments during prototyping and operation.
3Measurement precision
If multiple bus transfers are used for group or all-channel settings, then individual address precision is maintained, but configuration time increases significantly
Solution Approach 1:
The patent adds an address dimension to the register map that encodes the scope of configuration (individual, group, or all channels). Instead of using multiple separate bus interfaces, the system uses address bits to select different register banks, allowing the system to convey both the target channel(s) and the scope of operation through the address field alone. This enables the system to configure multiple channels simultaneously through a single bus transfer while maintaining precise address control.
Data Source
AI summary
An integrated circuit includes, in accordance with an embodiment of the present invention, a data port, a system bus for transferring information to and from the data port, and a plurality of SERDES channels. A plurality of registers associated with the plurality of SERDES channels may be written to via the system bus on an individual, group, or global basis to provide communication settings for the SERDES channels.