Memory Clock Mode Configuration for Serial Flash Signal Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing flash memory systems face performance limitations due to signal integrity issues such as crosstalk, signal skew, and simultaneous switching noise, as well as power consumption problems, especially when a large number of memory devices are connected in parallel, limiting the system's ability to operate at high speeds and increasing costs.
Innovation Solution
A semiconductor device with a configurable input circuit that can operate in modes for receiving coincident or non-coincident clock and data edges, allowing for the generation of shifted clock edges within a data valid window, and a memory system with a ring topology configuration where memory devices are serially connected, enabling the use of either parallel or serial clock signals based on a reference voltage level.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple memory devices are connected in parallel to increase storage capacity, then the storage capacity is improved, but signal integrity deteriorates due to crosstalk, signal skew, and simultaneous switching noise
Solution Approach 1:
The system is divided into multiple channels, with each channel connecting to a subset of memory devices. This segmentation reduces the number of devices per channel, thereby reducing crosstalk and signal skew while maintaining high storage capacity through parallel channel operation
Solution Approach 2:
A memory controller acts as an intermediary between the host system and multiple memory devices, managing data flow through multiple channels and reducing simultaneous switching noise by coordinating access across devices
2Quantity of substance
If multiple memory devices are connected in parallel to increase storage capacity, then the storage capacity is improved, but power consumption increases due to frequent charging and discharging of signal tracks
Solution Approach 1:
By dividing the system into multiple channels with fewer devices per channel, the signal track loading is reduced, decreasing the frequency and magnitude of charging/discharging events and thereby reducing power consumption
Solution Approach 2:
The memory controller coordinates periodic access patterns across multiple channels, reducing simultaneous switching events and thereby reducing peak power consumption while maintaining data throughput
3Speed
If the system clock frequency is increased to improve operation speed, then the processing speed is improved, but power consumption increases
Solution Approach 1:
Multiple channels operate at lower clock frequencies while collectively providing high data throughput, reducing the power consumption associated with high-frequency clock distribution while maintaining system performance
4Quantity of substance
If the number of memory devices connected in parallel is increased to increase storage capacity, then the storage capacity is improved, but the system becomes limited by drive capability and requires additional channels or lower clock frequencies
Solution Approach 1:
The system uses multiple channels with a moderate number of devices per channel, balancing drive capability requirements with storage capacity goals while avoiding the need for excessive channels or reduced clock frequencies
Data Source
AI summary
A clock mode configuration circuit for a memory device is described. A memory system includes any number of memory devices serially connected to each other, where each memory device receives a clock signal. The clock signal can be provided either in parallel to all the memory devices or serially from memory device to memory device through a common clock input. The clock mode configuration circuit in each memory device is set to a parallel mode for receiving the parallel clock signal, and to a serial mode for receiving a source synchronous clock signal from a prior memory device. Depending on the set operating mode, the data input circuits will be configured for the corresponding data signal format, and the corresponding clock input circuits will be either enabled or disabled. The parallel mode and the serial mode is set by sensing a voltage level of a reference voltage provided to each memory device.