Serial Flash Memory Configurable Dummy Clock Cycles

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Serial flash memory devices have limited throughput due to their serial interfaces, which restrict data transfer rates compared to parallel interfaces, posing a challenge for enhancing performance while maintaining cost-effectiveness.

Innovation Solution

Implementing a streaming mode for read operations in serial flash memory devices, allowing data to be read without a command code, thereby reducing the number of clock cycles required for read command sequences and improving data transfer efficiency through quad input/output configurations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If traditional read command sequences with command codes are used, then data can be read from serial flash memory, but the number of clock cycles is large and throughput is limited

Engineering Contradiction:
ImprovethroughputVSAvoidclock cycles
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by implementing a streaming mode where the flash memory device is pre-configured with read parameters (address width, data width, dummy clock cycles) through configuration registers. Once configured, the device can execute read operations without requiring repeated command codes, allowing the processor to simply provide read addresses and receive data streams continuously. This eliminates the need to repeatedly send command codes for each read operation, significantly reducing clock cycles and improving throughput.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If serial interface is used for flash memory, then cost-effectiveness is maintained, but data transfer rates are restricted compared to parallel interfaces

Engineering Contradiction:
Improvedata transfer rateVSAvoidinterface configuration
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent applies parameter changes by allowing dynamic configuration of read operation parameters through configuration registers. Key parameters include address width (16-bit or 32-bit), data width (8-bit or 16-bit), and number of dummy clock cycles. These parameters can be programmed to optimize performance for different applications. The streaming mode enabled by these parameter changes allows serial flash memory to achieve higher effective data transfer rates by reducing overhead, effectively bridging the performance gap between serial and parallel interfaces while maintaining cost-effectiveness.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS9009394B2Serial flash memory with a configurable number of dummy clock cycles
Publication Date: 2015.04.14 MICRON TECHNOLOGY INC
  • US9009394B2 patent drawing
  • US9009394B2 patent drawing
  • US9009394B2 patent drawing

AI summary

Apparatus and methods configure a serial flash memory device. A value in a configuration register configures the number of dummy clock cycles to provide prior providing data in response to a read command. The value in the configuration register is read, and the number of dummy clock cycles to provide based at least partly on the dummy clock cycle value.